Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

soc/cores/cpu/vexriscv: set default variant to None in add_sources

This commit is contained in:
Florent Kermarrec 2019-01-09 10:28:24 +01:00
parent 648015d78e
commit 7c67bac723
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
litex/soc/cores/cpu/lm32/core.py
View File

@ -66,7 +66,7 @@ class LM32(Module):
self.add_sources(platform, variant) self.add_sources(platform, variant)
@staticmethod @staticmethod
def add_sources(platform, variant): def add_sources(platform, variant=None):
vdir = os.path.join( vdir = os.path.join(
os.path.abspath(os.path.dirname(__file__)), "verilog") os.path.abspath(os.path.dirname(__file__)), "verilog")
platform.add_sources(os.path.join(vdir, "submodule", "rtl"), platform.add_sources(os.path.join(vdir, "submodule", "rtl"),