Hardware/litex
1
0
Fork 0
mirror of https://github.com/enjoy-digital/litex.git synced 2025-01-04 09:52:26 -05:00
Code Issues Projects Releases Packages Wiki Activity

remove verilog and move mxcrg.v to misoclib/mxcrg

Browse source
This commit is contained in:
Florent Kermarrec 2015-02-16 10:22:17 +01:00 committed by Sebastien Bourdeauducq
parent 5500c41915
commit 9ebb8f8022
2 changed files with 1 additions and 1 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

0
verilog/mxcrg/mxcrg.v → misoclib/mxcrg/mxcrg.v
View file

2
targets/mlabs_video.py
View file

@ -68,7 +68,7 @@ INST "mxcrg/rd_bufpll" LOC = "BUFPLL_X0Y3";
PIN "mxcrg/bufg_x1.O" CLOCK_DEDICATED_ROUTE = FALSE; PIN "mxcrg/bufg_x1.O" CLOCK_DEDICATED_ROUTE = FALSE;
""") """)
platform.add_source_dir(os.path.join("verilog", "mxcrg")) platform.add_source_dir(os.path.join("misoclib", "mxcrg"))
class MiniSoC(BaseSoC): class MiniSoC(BaseSoC):
csr_map = { csr_map = {