Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Merge branch 'master' of github.com:m-labs/migen

This commit is contained in:
Sebastien Bourdeauducq 2014-11-01 21:33:35 +08:00
parent bd1d456f5d a4782899f6
commit a7e4907724
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
migen/fhdl/verilog.py
View File

@ -275,7 +275,7 @@ def _printinit(f, ios, ns):
signals = (list_signals(f) | list_special_ios(f, True, False, False)) \ signals = (list_signals(f) | list_special_ios(f, True, False, False)) \
- ios \ - ios \
- list_targets(f) \ - list_targets(f) \
- list_special_ios(f, False, True, False) - list_special_ios(f, False, True, True)
if signals: if signals:
r += "initial begin\n" r += "initial begin\n"
for s in sorted(signals, key=lambda x: x.huid): for s in sorted(signals, key=lambda x: x.huid):