Hardware/litex
1
0
Fork 0
mirror of https://github.com/enjoy-digital/litex.git synced 2025-01-04 09:52:26 -05:00
Code Issues Projects Releases Packages Wiki Activity

wishbone/SRAM: make read_only emited verilog code compatible with all tools

Browse source 
Quartus was not able to implement ROM correctly, see #228
This commit is contained in:
Florent Kermarrec 2019-08-05 09:08:56 +02:00
parent ce5c58592b
commit a9fe2788a2
1 changed files with 2 additions and 1 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

3
litex/soc/interconnect/wishbone.py
View file

@ -653,7 +653,8 @@ class SRAM(Module):
###
# memory
port = self.mem.get_port(write_capable=not read_only, we_granularity=8)
port = self.mem.get_port(write_capable=not read_only, we_granularity=8,
mode=READ_FIRST if read_only else WRITE_FIRST)
self.specials += self.mem, port
# generate write enable signal
if not read_only: