Merge pull request #328 from betrusted-io/precise_clocks

add the possibility for a "precise" clock solution
This commit is contained in:
enjoy-digital 2020-01-01 13:20:15 +01:00 committed by GitHub
commit caacc41103
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
1 changed files with 1 additions and 1 deletions

View File

@ -74,7 +74,7 @@ class XilinxClocking(Module, AutoCSR):
valid = False valid = False
for d in range(*self.clkout_divide_range): for d in range(*self.clkout_divide_range):
clk_freq = vco_freq/d clk_freq = vco_freq/d
if abs(clk_freq - f) < f*m: if abs(clk_freq - f) <= f*m:
config["clkout{}_freq".format(n)] = clk_freq config["clkout{}_freq".format(n)] = clk_freq
config["clkout{}_divide".format(n)] = d config["clkout{}_divide".format(n)] = d
config["clkout{}_phase".format(n)] = p config["clkout{}_phase".format(n)] = p