Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

interconnect/wishbone: fix CSRBank init

This commit is contained in:
Sebastien Bourdeauducq 2015-11-03 18:45:23 +08:00
parent 2520ab480b
commit d554a06eba
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
misoc/interconnect/wishbone.py
View File

@ -641,7 +641,7 @@ class CSRBank(csr.GenericBank):
### ###
GenericBank.__init__(self, description, len(self.bus.dat_w)) csr.GenericBank.__init__(self, description, len(self.bus.dat_w))
for i, c in enumerate(self.simple_csrs): for i, c in enumerate(self.simple_csrs):
self.comb += [ self.comb += [