Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

interconnect/axi/axi_lite: Add bursting property even if always False.

This commit is contained in:
Florent Kermarrec 2024-07-09 17:02:54 +02:00
parent 549d23e4f7
commit e4e9bd2125
1 changed files with 1 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
litex/soc/interconnect/axi/axi_lite.py
View File

@ -57,6 +57,7 @@ class AXILiteInterface:
# ----------- # -----------
self.data_width = data_width self.data_width = data_width
self.address_width = address_width self.address_width = address_width
self.bursting = bursting
self.addressing = addressing self.addressing = addressing
self.clock_domain = clock_domain self.clock_domain = clock_domain