Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

cpu/minerva: nMigen -> Amaranth.

This commit is contained in:
Florent Kermarrec 2022-03-09 11:00:50 +01:00
parent 9d5bf70cb2
commit f446415f68
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
litex/soc/cores/cpu/minerva/core.py
View File

@ -107,7 +107,7 @@ class Minerva(CPU):
sdir = get_data_mod("cpu", "minerva").data_location sdir = get_data_mod("cpu", "minerva").data_location
if subprocess.call(["python3", os.path.join(sdir, "cli.py"), *cli_params], if subprocess.call(["python3", os.path.join(sdir, "cli.py"), *cli_params],
stdout=open(verilog_filename, "w")): stdout=open(verilog_filename, "w")):
raise OSError("Unable to elaborate Minerva CPU, please check your nMigen/Yosys install") raise OSError("Unable to elaborate Minerva CPU, please check your Amaranth/Yosys install")
def do_finalize(self): def do_finalize(self):
assert hasattr(self, "reset_address") assert hasattr(self, "reset_address")