This function is fixed in ISE since version 14.1 (see AR #44586). If the builtin function is used, the design can be simulated with Icarus Verilog. Signed-off-by: Michael Walle <michael@walle.cc>