Hardware/litex
1
0
Fork 0
mirror of https://github.com/enjoy-digital/litex.git synced 2025-01-04 09:52:26 -05:00
Code Issues Projects Releases Packages Wiki Activity
1100 commits 42 branches 14 tags 31 MiB
Commit graph

110 commits

Author SHA1 Message Date
Sebastien Bourdeauducq
84eb964adc fhdl: support negation operator 2011-12-08 21:15:44 +01:00
Sebastien Bourdeauducq
ed05ec5f6a instances: signal override 2011-12-08 18:56:14 +01:00
Sebastien Bourdeauducq
a6b86168ce Simple bus base class 2011-12-08 18:47:32 +01:00
Sebastien Bourdeauducq
1b637cea61 Instance support 2011-12-08 16:35:32 +01:00
Sebastien Bourdeauducq
fab02f84cb fhdl: fix implicit slice index 2011-12-07 22:21:30 +01:00
Sebastien Bourdeauducq
82f77180d5 fhdl: cleanup value bv 2011-12-07 22:21:10 +01:00
Sebastien Bourdeauducq
4340680704 Cleanup 2011-12-05 19:25:32 +01:00
Sebastien Bourdeauducq
ec51f09c98 Case support + register bank generator 2011-12-05 17:43:56 +01:00
Sebastien Bourdeauducq
cd8544c758 Verilog generator 2011-12-04 22:26:32 +01:00
Sebastien Bourdeauducq
499b95a519 Initial import, FHDL basic structure, divider example 2011-12-04 16:44:38 +01:00