Hardware/litex
1
0
Fork 0
mirror of https://github.com/enjoy-digital/litex.git synced 2025-01-04 09:52:26 -05:00
Code Issues Projects Releases Packages Wiki Activity
1386 commits 42 branches 14 tags 31 MiB
Commit graph

2 commits

Author SHA1 Message Date
Sebastien Bourdeauducq
073641faa1 litesata: fix permissions and imports 2015-03-04 00:46:24 +00:00
Florent Kermarrec
0dfca49e68 litesata: move file and modify import to misoclib.mem.litesata 2015-02-28 11:03:24 +01:00
Renamed from misoclib/mem/platforms/verilog_backend.py (Browse further)