Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
339 Commits 40 Branches 14 Tags 51 MiB
Commit Graph

11 Commits

Author SHA1 Message Date
Sebastien Bourdeauducq 356416fcdc lm32: update 2013-02-24 17:42:28 +01:00
Sebastien Bourdeauducq 43343b131f lm32: use submodule 2013-02-24 15:57:19 +01:00
Michael Walle 7a1e4cb66b lm32: fix watchpoints 
The wp_match_n vector is off by one. Which results in undefined states, at
least in simulation.

Signed-off-by: Michael Walle <michael@walle.cc>
 2012-11-30 15:22:40 +01:00
Michael Walle a0ff666628 lm32: replace $clog2 with macro 
Unfortunately, XST does not support $clog2 with the localparam keyword
(the parameter keyword works just fine). Define a macro which replaces the
call with a constant function.

This commit can be reverted if the bug in XST is fixed.

Signed-off-by: Michael Walle <michael@walle.cc>
 2012-11-14 14:30:16 +01:00
Sebastien Bourdeauducq d15d982904 lm32: split lm32_include.v 2012-11-14 14:25:15 +01:00
Michael Walle 2ae17af75b lm32: fix documentation style 
Signed-off-by: Michael Walle <michael@walle.cc>
 2012-11-14 14:09:21 +01:00
Michael Walle 4bee685c54 lm32: remove unneeded parameter in lm32_dp_ram 
addr_depth can be computed by addr_width.

Signed-off-by: Michael Walle <michael@walle.cc>
 2012-11-14 14:08:41 +01:00
Michael Walle 10495e72d0 lm32: rename mem array in lm32_dp_ram 
Be compatible with original proprietary DP RAM instantiation. This is
needed for simulation, where r0 is initialized to zero in lm32_cpu.v.

Signed-off-by: Michael Walle <michael@walle.cc>
 2012-11-14 14:08:06 +01:00
Michael Walle 47baad4fe1 lm32: replace clogb2 by builtin $clog2 
This function is fixed in ISE since version 14.1 (see AR #44586). If the
builtin function is used, the design can be simulated with Icarus Verilog.

Signed-off-by: Michael Walle <michael@walle.cc>
 2012-11-14 14:07:28 +01:00
Sebastien Bourdeauducq b6b1901bb8 LM32: make IP read-only and interrupt lines level-sensitive 2012-02-07 00:07:12 +01:00
Sebastien Bourdeauducq b487e99bcf Initial import 2011-12-13 17:33:12 +01:00