litex/litex
awaittrot 05dd84a5d6 liblitespi: fix typo 2024-11-27 22:18:24 +09:00
..
build Merge pull request #2127 from VOGL-electronic/efinity-path-fix 2024-11-27 06:51:37 +01:00
compat compat/soc_core: Fix register_mem/rom missing imports. 2022-11-09 19:11:15 +01:00
gen gen/fhdl/hierarchy: Sort instances to generate deterministic hierarchy in verilog. 2024-07-03 21:44:31 +02:00
soc liblitespi: fix typo 2024-11-27 22:18:24 +09:00
tools Merge pull request #1974 from motec-research/dts_zephyr_updates 2024-09-17 14:58:51 +02:00
__init__.py get_data_mod(): fix recursive exception reporting 2024-04-22 12:09:45 +10:00