This website requires JavaScript.
Explore
Help
Sign In
Hardware
/
litex
mirror of
https://github.com/enjoy-digital/litex.git
Watch
1
Star
0
Fork
You've already forked litex
0
Code
Issues
Packages
Projects
Releases
Wiki
Activity
158fbe49ac
litex
/
misoclib
History
Florent Kermarrec
158fbe49ac
sdram/phy/s6ddrphy: rename S6DDRPHY to S6HalfRateDDRPHY and use ORed wrdata_en/rddata_en (the controller already manages that)
2015-08-22 11:47:26 +02:00
..
com
litecores: add -Ob option to make.py (allow to build with yosys for example)
2015-08-19 01:17:37 +02:00
cpu
mor1kx: enable ADDC, CMOV and FFL1 instructions
2015-07-29 00:08:21 +08:00
mem
sdram/phy/s6ddrphy: rename S6DDRPHY to S6HalfRateDDRPHY and use ORed wrdata_en/rddata_en (the controller already manages that)
2015-08-22 11:47:26 +02:00
soc
Enable ror, ffl1 and addc for OR1K.
2015-07-30 10:55:01 +03:00
tools
litecores: add -Ob option to make.py (allow to build with yosys for example)
2015-08-19 01:17:37 +02:00
video
misoclib/video/dvisampler: add fifo_depth parameter
2015-07-13 11:03:33 +02:00
__init__.py
rename milkymist-ng to MiSoC
2013-11-09 15:27:32 +01:00
mxcrg.v
misoclib: integrate mxcrg.py in mlabs_video target, remove others directory
2015-07-24 23:16:45 +02:00