litex/misoclib/com/liteeth
Florent Kermarrec 3d3cd128d8 liteeth/phy: only use clk_freq for LiteEthPHYGMIIMII in autodetect 2015-08-19 01:17:35 +02:00
..
core liteeth/core: add with_icmp parameter 2015-07-06 21:31:20 +02:00
doc liteXXX cores: update README and doc 2015-02-28 21:40:59 +01:00
example_designs liteeth/example_designs: use new Keep SynthesisDirective 2015-06-23 16:15:28 +02:00
frontend cores: avoid having too much directories when possible (for simple cores or cores contained in a single file) 2015-05-02 16:22:33 +02:00
phy liteeth/phy: only use clk_freq for LiteEthPHYGMIIMII in autodetect 2015-08-19 01:17:35 +02:00
software liteeth/software: fix wishbone bridge 2015-06-23 01:48:45 +02:00
test liteeth: move mac to core 2015-05-02 16:22:35 +02:00
LICENSE misoclib: better organization (create cores categories: cpu, mem, com, ...) 2015-02-28 09:40:44 +01:00
README liteeth: use bios ip_address in example designs 2015-03-18 18:18:43 +01:00
__init__.py misoclib: better organization (create cores categories: cpu, mem, com, ...) 2015-02-28 09:40:44 +01:00
common.py cores: replace Timeout with new WaitTimer 2015-05-12 16:14:38 +02:00
crossbar.py liteeth: use Migen's Packetizer/Depacketizer, remove generic and move etherbone/tty to frontend 2015-04-28 18:51:40 +02:00
liteeth-version.txt misoclib: better organization (create cores categories: cpu, mem, com, ...) 2015-02-28 09:40:44 +01:00

README

                __   _ __      ______  __
               / /  (_) /____ / __/ /_/ /
              / /__/ / __/ -_) _// __/ _ \
             /____/_/\__/\__/___/\__/_//_/

        Copyright 2012-2015 / EnjoyDigital / M-Labs Ltd

       A small footprint and configurable Ethernet core
         with UDP/IP hw stack and Etherbone frontend
                  powered by Migen

[> Doc
---------
HTML : www.enjoy-digital.fr/liteeth/
PDF  : www.enjoy-digital.fr/liteeth.pdf

[> Intro
---------
LiteEth provides a small footprint and configurable Ethernet core.

LiteEth is part of MiSoC libraries whose aims are to lower entry level of
complex FPGA cores by providing simple, elegant and efficient implementations
ofcomponents used in today's SoC such as Ethernet, SATA, PCIe, SDRAM Controller...

The core uses simple and specific streaming buses and will provides in the future
adapters to use standardized AXI or Avalon-ST streaming buses.

Since Python is used to describe the HDL, the core is highly and easily
configurable.

LiteEth uses technologies developed in partnership with M-Labs Ltd:
 - Migen enables generating HDL with Python in an efficient way.
 - MiSoC provides the basic blocks to build a powerful and small footprint SoC.

LiteEth can be used as MiSoC library or can be integrated with your standard
design flow by generating the verilog rtl that you will use as a standard core.

[> Features
-----------
- Ethernet MAC with various interfaces and various PHYs (GMII, MII, Loopback)
- Hardware UDP/IP stack with ARP and ICMP

[> Possible improvements
-------------------------
- add standardized interfaces (AXI, Avalon-ST)
- add DMA interface to MAC
- add RGMII/SGMII PHYs
- ... See below Support and consulting :)

If you want to support these features, please contact us at florent [AT]
enjoy-digital.fr. You can also contact our partner on the public mailing list
devel [AT] lists.m-labs.hk.


[> Getting started
------------------
1. Install Python3 and your vendor's software

2. Obtain Migen and install it:
  git clone https://github.com/m-labs/migen
  cd migen
  python3 setup.py install
  cd ..

3. Obtain MiSoC:
  git clone https://github.com/m-labs/misoc --recursive

4. Build and load UDP loopback design (only for KC705 for now):
  go to misoclib/com/liteeth/example_designs/
  run ./make.py -t udp all load-bitstream

5. Test design (only for KC705 for now):
  try to ping 192.168.0.42
  go to [..]/example_designs/test/
  run ./make.py test_udp

6. Build and load Etherbone design (only for KC705 for now):
  python3 make.py -t etherbone all load-bitstream

7. Test design (only for KC705 for now):
  try to ping 192.168.0.42
  go to [..]/example_designs/test/
  run ./make.py test_etherbone

[> Simulations:
  Simulations are available in misoclib/com/liteeth/test/:
    - mac_core_tb
    - mac_wishbone_tb
    - arp_tb
    - ip_tb
    - icmp_tb
    - udp_tb
  All ethernet layers have their own model tested against real ethernet dumps (dumps.py)
  To run a simulation, move to misoclib/com/liteeth/test/ and run:
    make simulation_name

[> Tests :
  An Etherbone example with Wishbone SRAM and an UDP loopback example are provided.
  Please goto to Getting Started section to see how to run the tests.

[> License
-----------
LiteEth is released under the very permissive two-clause BSD license. Under
the terms of this license, you are authorized to use LiteEth for closed-source
proprietary designs.
Even though we do not require you to do so, those things are awesome, so please
do them if possible:
 - tell us that you are using LiteEth
 - cite LiteEth in publications related to research it has helped
 - send us feedback and suggestions for improvements
 - send us bug reports when something goes wrong
 - send us the modifications and improvements you have done to LiteEth.

[> Support and consulting
--------------------------
We love open-source hardware and like sharing our designs with others.

LiteEth is mainly developed and maintained by EnjoyDigital.

If you would like to know more about LiteEth or if you are already a happy
user and would like to extend it for your needs, EnjoyDigital can provide standard
commercial support as well as consulting services.

So feel free to contact us, we'd love to work with you! (and eventually shorten
the list of the possible improvements :)

[> Contact
E-mail: florent [AT] enjoy-digital.fr