This website requires JavaScript.
Explore
Help
Sign in
Hardware
/
litex
Watch
1
Star
0
Fork
You've already forked litex
0
mirror of
https://github.com/enjoy-digital/litex.git
synced
2025-01-04 09:52:26 -05:00
Code
Issues
Projects
Releases
Packages
Wiki
Activity
4b8d9b67f3
litex
/
misoclib
/
com
History
Florent Kermarrec
4b8d9b67f3
liteeth: add rgmii phy
2015-08-05 00:50:55 +02:00
..
liteeth
liteeth: add rgmii phy
2015-08-05 00:50:55 +02:00
litepcie
litepcie/frontend/dma: group loop index and count in loop_status register (avoid 2 register reads)
2015-07-24 13:52:57 +02:00
liteusb
liteusb/core/packet: fix missing ,
2015-05-25 13:53:02 +02:00
spi
global: pep8 (W262)
2015-04-13 17:02:59 +02:00
uart
misoclib/com/uart: remove irq condition parameters and use "non-full" for tx irq, "non-empty" for rx irq.
2015-07-25 00:25:09 +02:00
__init__.py
misoclib: better organization (create cores categories: cpu, mem, com, ...)
2015-02-28 09:40:44 +01:00
gpio.py
cores: avoid having too much directories when possible (for simple cores or cores contained in a single file)
2015-05-02 16:22:33 +02:00