| .. |
|
cpu
|
cpu/vexriscv/mem_map_linux: move main_ram to allow up to 1GB.
|
2020-03-23 15:35:33 +01:00 |
|
__init__.py
|
litex: reorganize things, first work working version
|
2015-11-07 17:48:55 +01:00 |
|
bitbang.py
|
soc/cores/bitbang: fix missing self.comb on miso.
|
2020-02-25 15:57:14 +01:00 |
|
clock.py
|
cores/clock/ECP5PLL: add phase support.
|
2020-03-24 19:09:05 +01:00 |
|
code_8b10b.py
|
cores/8b10b: use real Memory for 6b5b table (to improve timings on ECP5)
|
2019-12-09 19:25:38 +01:00 |
|
dna.py
|
cores/dna: cleanup and add add_timing_constraints method
|
2020-01-21 14:08:17 +01:00 |
|
ecc.py
|
soc/cores/ecc: improve readibility, uniformize with others cores
|
2019-09-29 16:02:04 +02:00 |
|
freqmeter.py
|
soc/cores: rename frequency_meter to freqmeter and uniformize with others cores
|
2019-09-29 16:08:39 +02:00 |
|
gpio.py
|
cores/gpio: add CSR descriptions.
|
2020-03-11 12:06:15 +01:00 |
|
hyperbus.py
|
soc/core: simplify/cleanup HyperRAM core
|
2019-08-16 14:04:58 +02:00 |
|
i2s.py
|
soc/cores/i2s: fix rst parsing errors
|
2020-03-10 20:37:55 +08:00 |
|
icap.py
|
cores/icap: add CSR descriptions.
|
2020-03-11 11:04:42 +01:00 |
|
identifier.py
|
soc/cores: uniformize (continue)
|
2019-09-29 17:04:21 +02:00 |
|
jtag.py
|
soc/cores/jtag: add Xilinx JTAG TAPs support and simple JTAG PHY (can be used for JTAG UART)
|
2019-09-06 11:55:41 +02:00 |
|
prbs.py
|
soc/cores: uniformize (continue)
|
2019-09-29 17:04:21 +02:00 |
|
pwm.py
|
cores/pwm: add CSR descriptions.
|
2020-03-11 10:38:28 +01:00 |
|
spi.py
|
soc/cores/spi: make dynamic clk divider optional (can be enabled with add_clk_divider method) and only use it in add_spi_sdcard.
|
2020-03-27 18:44:48 +01:00 |
|
spi_flash.py
|
Merge pull request #337 from gregdavill/spi-flash
|
2020-01-09 13:24:17 +01:00 |
|
spi_opi.py
|
Fix off-by-one error on almost full condition for prefetch
|
2020-03-24 08:04:35 +01:00 |
|
timer.py
|
cores: timer: clean up wording for timer documentation
|
2020-01-02 16:24:12 +08:00 |
|
uart.py
|
cores/uart: cleanup
|
2020-02-28 22:12:05 +01:00 |
|
up5kspram.py
|
cores/up5ksram: optimize bus.adr decoding
|
2019-07-22 07:55:47 +02:00 |
|
usb_fifo.py
|
soc/cores: uniformize (continue)
|
2019-09-29 17:04:21 +02:00 |
|
xadc.py
|
cores/xadc: add CSR descriptions.
|
2020-03-11 10:05:14 +01:00 |
