Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
litex/milkymist/uart
History
Sebastien Bourdeauducq 6664af73d1 uart: new design using FHDL and bank (TX only, incomplete) 2011-12-18 00:29:37 +01:00
..
__init__.py uart: new design using FHDL and bank (TX only, incomplete) 2011-12-18 00:29:37 +01:00