This website requires JavaScript.
Explore
Help
Sign in
Hardware
/
litex
Watch
1
Star
0
Fork
You've already forked litex
0
mirror of
https://github.com/enjoy-digital/litex.git
synced
2025-01-04 09:52:26 -05:00
Code
Issues
Projects
Releases
Packages
Wiki
Activity
72f9af9d90
Branches
Tags
No results found.
litex
/
verilog
History
Sebastien Bourdeauducq
72f9af9d90
Generate all clocks for the DDR PHY
2012-02-16 18:02:37 +01:00
..
lm32
LM32: make IP read-only and interrupt lines level-sensitive
2012-02-07 00:07:12 +01:00
m1crg
Generate all clocks for the DDR PHY
2012-02-16 18:02:37 +01:00
s6ddrphy
s6ddrphy: prepare quilt
2012-02-14 15:52:39 +01:00