litex/verilog/s6ddrphy
Sebastien Bourdeauducq 1368b666df s6ddrphy: prepare quilt 2012-02-14 15:52:39 +01:00
..
patches s6ddrphy: prepare quilt 2012-02-14 15:52:39 +01:00
README s6ddrphy: prepare quilt 2012-02-14 15:52:39 +01:00

README

The Verilog files of the Spartan-6 DDR PHY from Xilinx/Northwest Logic go here.