This website requires JavaScript.
Explore
Help
Sign In
Hardware
/
litex
mirror of
https://github.com/enjoy-digital/litex.git
Watch
1
Star
0
Fork
You've already forked litex
0
Code
Issues
Packages
Projects
Releases
Wiki
Activity
a2c17cdcef
litex
/
migen
History
Florent Kermarrec
a2c17cdcef
Merge branch 'master' of
https://github.com/m-labs/migen
2015-04-13 09:37:03 +02:00
..
actorlib
…
bank
…
bus
…
fhdl
fhdl/verilog: avoid reg initialization in printheader when reset is not an int.
2015-04-10 17:18:07 +02:00
flow
remove use of _r prefix on CSRs
2015-04-02 12:15:56 +02:00
genlib
genlib: remove cordic (will live in pdq2)
2015-04-08 11:35:53 +08:00
sim
…
test
…
util
…
__init__.py
…