This website requires JavaScript.
Explore
Help
Sign In
Hardware
/
litex
mirror of
https://github.com/enjoy-digital/litex.git
Watch
1
Star
0
Fork
You've already forked litex
0
Code
Issues
Packages
Projects
Releases
Wiki
Activity
c95b9d6d76
litex
/
misoclib
/
gensoc
History
Sebastien Bourdeauducq
c95b9d6d76
gensoc: use add_verilog_include_path
2013-12-12 23:17:16 +01:00
..
__init__.py
gensoc: use add_verilog_include_path
2013-12-12 23:17:16 +01:00
cpuif.py
generate linker memory map, move all generated files into the same folder
2013-11-24 19:50:17 +01:00