litex/misoclib/mem/sdram
Florent Kermarrec f40140dba5 sdram: refactor minicon and fix issues with DDRx memories
- simplify code
- fix AddressSlicer
- manage write latency and write to precharge timings
- add odt/reset_n signals
2015-05-29 12:31:56 +02:00
..
core sdram: refactor minicon and fix issues with DDRx memories 2015-05-29 12:31:56 +02:00
frontend
phy global: more pep8 2015-04-13 18:02:26 +02:00
test global: more pep8 2015-04-13 18:02:26 +02:00
__init__.py
module.py