Build your hardware, easily!
Go to file
Florent Kermarrec f96a28fc32 start MigLa Doc 2012-09-26 23:05:38 +02:00
doc start MigLa Doc 2012-09-26 23:05:38 +02:00
examples add Setup.py / .gitignore 2012-09-18 00:22:52 +02:00
migScope update doc 2012-09-18 16:21:32 +02:00
sim Clean up 2012-09-09 23:46:26 +02:00
spi2Csr remove buggy workaround on read 2012-09-15 20:13:18 +02:00
.gitignore add Setup.py / .gitignore 2012-09-18 00:22:52 +02:00
README update README 2012-09-16 11:51:03 +02:00
setup.py add Setup.py / .gitignore 2012-09-18 00:22:52 +02:00

README

[> migScope
------------

This is a small Logic Analyser to be embedded in a Fpga design to debug internal
or external signals.

[> Status:
Early development phase

Simulation:
-tb_spi2Csr      :   Test Spi <--> Csr Bridge : [Ok]
-tb_TriggerCsr   :   Test Trigger with Csr    : [Ok]
-tb_RecorderCsr  :   Test Recorder with Csr   : [Ok]
-tb_MigScope     :   Global Test with Csr     : [Ok]

Example Design:
-de0_nano        :   Generate Signals in FPGA and probe them with migScope : [Ok]
                     Toolchain [Ok]
-de1             :   Generate Signals in FPGA and probe them with migScope : [Ok]
                     Toolchain [Ok]
                     - test_MigIo : Led & Switch Test controlled by Python [Ok]
                     - test_MigLa : Logic Analyzer controlled by Python [Ok]

[> Contact
E-mail: florent@enjoy-digital.fr