picorv32/scripts/vivado/synth_area_regular.tcl

11 lines
261 B
Tcl
Raw Normal View History

read_verilog ../../picorv32.v
read_verilog synth_area_top.v
read_xdc synth_area.xdc
2015-07-01 16:18:20 -04:00
synth_design -part xc7k70t-fbg676 -top top_regular
2015-07-08 16:31:03 -04:00
opt_design -sweep -propconst -resynth_seq_area
opt_design -directive ExploreSequentialArea
report_utilization
report_timing