Added osu018 yosys synthesis script

This commit is contained in:
Clifford Wolf 2015-06-08 09:31:56 +02:00
parent a9532f81ed
commit 072e5ca2c5
6 changed files with 10 additions and 1 deletions

View File

@ -2,7 +2,7 @@
# vivado -nojournal -log synth_vivado.log -mode batch -source synth_vivado.tcl
read_verilog synth_vivado_soc.v
read_verilog ../picorv32.v
read_verilog ../../picorv32.v
read_xdc synth_vivado.xdc
synth_design -part xc7a15t-csg324 -top picorv32_axi

1
scripts/yosys/.gitignore vendored Normal file
View File

@ -0,0 +1 @@
osu018_stdcells.lib

View File

@ -0,0 +1,8 @@
#!/bin/bash
set -ex
if test ! -s osu018_stdcells.lib; then
wget --continue -O osu018_stdcells.lib.part http://vlsiarch.ecen.okstate.edu/flows/MOSIS_SCMOS/`
`latest/cadence/lib/tsmc018/signalstorm/osu018_stdcells.lib
mv osu018_stdcells.lib.part osu018_stdcells.lib
fi
yosys -p 'synth -top picorv32; dfflibmap -liberty osu018_stdcells.lib; abc -liberty osu018_stdcells.lib; stat' ../../picorv32.v