 Peter McGoron
|
f90348aff9
|
arty.xdc for synth test
|
2023-03-20 13:58:35 -04:00 |
|
Peter McGoron
|
93c92b9f55
|
add test scripts for synthesizing ram fifo
|
2023-03-20 13:57:15 -04:00 |
|
Peter McGoron
|
96e9a3d043
|
raster simulate
|
2022-12-23 20:22:48 +00:00 |
|
Peter McGoron
|
013774e28b
|
raster_sim: rewrite to fit new module definitions
|
2022-12-21 05:56:49 +00:00 |
|
Peter McGoron
|
a79ace9568
|
raster_cmds: add
|
2022-12-21 05:24:33 +00:00 |
|
Peter McGoron
|
a918d74f05
|
introduce control interface; pack adc_data bits into large vector instead of an array
|
2022-12-21 05:16:15 +00:00 |
|
Peter McGoron
|
ac0ed9e2a7
|
yosys does not support input arrays
|
2022-12-20 06:25:45 +00:00 |
|
Peter McGoron
|
a2acccbca6
|
misc
|
2022-12-20 06:07:54 +00:00 |
|
Peter McGoron
|
4ba004336c
|
ram_shim: simulate
|
2022-12-20 05:51:05 +00:00 |
|
Peter McGoron
|
15480f11da
|
ram_fifo: add empty and full ports
|
2022-12-18 06:06:44 +00:00 |
|
Peter McGoron
|
1be89f314c
|
simulate and verify ram_fifo and ram_fifo_dual_port
|
2022-12-17 18:39:58 +00:00 |
|
Peter McGoron
|
60404cd026
|
ram_fifo.v: add simulator debugging checks
|
2022-12-17 10:18:15 -05:00 |
|
Peter McGoron
|
f0f1750a9a
|
add ram_fifo_dual_port wrapper to single port FIFO
|
2022-12-17 10:03:06 -05:00 |
|
Peter McGoron
|
3612148ee1
|
raster/ram_fifo: correct misspelling
|
2022-12-17 09:56:57 -05:00 |
|
Peter McGoron
|
644f4142a2
|
raster work
|
2022-12-17 00:46:04 +00:00 |
|
Peter McGoron
|
ffdf4fb2f2
|
import Xilinx FIFO36E1 simulation
|
2022-12-16 20:46:00 +00:00 |
|
Peter McGoron
|
59b6efce7e
|
raster_sim.v: add and lint
|
2022-11-26 12:00:10 -05:00 |
|
Peter McGoron
|
a12fbf8af2
|
ram_shim: add and lint
|
2022-11-26 11:53:57 -05:00 |
|
Peter McGoron
|
c8d7572db5
|
raster.v: lint
|
2022-11-26 11:47:06 -05:00 |
|
Peter McGoron
|
9282c33cce
|
add ram shim
|
2022-11-24 11:07:30 -05:00 |
|
Peter McGoron
|
6ad2de97cf
|
sketch out raster scan
|
2022-11-24 00:50:21 -05:00 |
|
Peter McGoron
|
029cc53c5f
|
some more changes
|
2022-10-17 00:44:30 -04:00 |