VexRiscv/.gitignore

48 lines
415 B
Plaintext
Raw Permalink Normal View History

2017-03-08 16:17:48 -05:00
*.class
*.log
*.bak
# sbt specific
.cache/
.history/
.lib/
dist/*
target
lib_managed/
src_managed/
project/boot/
project/plugins/project/
# Scala-IDE specific
.scala_dependencies
.worksheet
.idea
out
# Eclipse
bin/
.classpath
.project
.settings
.cache-main
#User
/*.vhd
/*.v
*.cf
*.json
*.vcd
!tester/src/test/resources/*.vhd
obj_dir
2017-03-18 07:32:14 -04:00
*.logTrace
*.yaml
2017-03-18 07:32:14 -04:00
*.memTrace
*.regTrace
2017-07-16 12:24:28 -04:00
*.tcl
*.o
*.bin
2017-12-17 11:57:09 -05:00
2017-12-22 17:18:34 -05:00
simWorkspace/
tmp/