Hardware/VexRiscv
1
0
Fork 0
mirror of https://github.com/SpinalHDL/VexRiscv.git synced 2025-01-03 03:43:39 -05:00
Code Issues Projects Releases Packages Wiki Activity
355 commits 39 branches 2 tags 15 MiB
Commit graph

4 commits

Author SHA1 Message Date
Tim 'mithro' Ansell
051d0c27d4 Rename example makefiles to more normal Makefile. 2018-07-20 18:31:13 -07:00
Dolu1990
b3564e1b7e Fix Murax script flow (without rom file) 2018-01-21 15:39:10 +01:00
Dolu1990
3b3bbd48b9 SpinalHDL 1.1.3 => Now Verilog rom are emited into separated bin files 2018-01-20 18:29:33 +01:00
Dolu1990
c3d950fb13 Clean script folder 2017-12-29 13:18:14 +01:00
Renamed from scripts/Murax_iCE40HX8K-EVB/makefile (Browse further)