Hardware/VexRiscv
1
0
Fork 0
mirror of https://github.com/SpinalHDL/VexRiscv.git synced 2025-01-03 03:43:39 -05:00
Code Issues Projects Releases Packages Wiki Activity
1137 commits 39 branches 2 tags 15 MiB
Commit graph

2 commits

Author SHA1 Message Date
japm48
163611bd11
Murax on arty_a7: fix RAMB type on soc_mmi.tcl 2020-02-11 18:49:56 +01:00
sebastien-riou
2bcddd333d forced the commit of missing TCL files 2020-01-17 00:33:02 +01:00