Hardware
/
VexRiscv
mirror of https://github.com/SpinalHDL/VexRiscv.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
259 Commits 39 Branches 2 Tags 15 MiB
Commit Graph

2 Commits

Author SHA1 Message Date
Dolu1990 3b3bbd48b9 SpinalHDL 1.1.3 => Now Verilog rom are emited into separated bin files 2018-01-20 18:29:33 +01:00
Dolu1990 c3d950fb13 Clean script folder 2017-12-29 13:18:14 +01:00