Hardware
/
VexRiscv
mirror of https://github.com/SpinalHDL/VexRiscv.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
1,588 Commits 39 Branches 2 Tags 15 MiB
Commit Graph

2 Commits

Author SHA1 Message Date
Dolu1990 8ab9a9b12e fix VexRiscvRegressionData url 2022-06-01 09:53:41 +02:00
Charles Papon e47b76fa67 #60 Added automated linux regression in travis 
Fix DBusCached plugin access sharing for the MMU deadlock when exception is in the decode stage
Fix IBusSimplePlugin issues with used with non regular configs + MMU
Bring back the LinuxGen config into a light one
 2019-04-19 17:35:48 +02:00