Hardware
/
litedram
mirror of https://github.com/enjoy-digital/litedram.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

gen: add l2_data_width to kwargs

This commit is contained in:
Florent Kermarrec 2020-01-13 17:31:17 +01:00
parent b77af48d50
commit c07f4a1f1b
1 changed files with 3 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
litedram/gen.py
View File

@ -258,12 +258,14 @@ class LiteDRAMCore(SoCSDRAM):
kwargs["integrated_rom_size"] = 0 kwargs["integrated_rom_size"] = 0
kwargs["integrated_sram_size"] = 0 kwargs["integrated_sram_size"] = 0
kwargs["l2_size"] = 0 kwargs["l2_size"] = 0
kwargs["l2_data_width"] = 32
kwargs["with_uart"] = False kwargs["with_uart"] = False
kwargs["with_timer"] = False kwargs["with_timer"] = False
kwargs["with_ctrl"] = False kwargs["with_ctrl"] = False
kwargs["with_wishbone"] = (cpu_type != None) kwargs["with_wishbone"] = (cpu_type != None)
else: else:
kwargs["l2_size"] = 0 kwargs["l2_size"] = 0
kwargs["l2_data_width"] = 32
# SoCSDRAM --------------------------------------------------------------------------------- # SoCSDRAM ---------------------------------------------------------------------------------
SoCSDRAM.__init__(self, platform, sys_clk_freq, SoCSDRAM.__init__(self, platform, sys_clk_freq,