Hardware
/
litedram
mirror of https://github.com/enjoy-digital/litedram.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Merge pull request #280 from antonblanchard/ecp5-fixes 

Fix a few issues with ECP5 standalone generator
This commit is contained in:
enjoy-digital 2021-10-07 08:43:12 +02:00 committed by GitHub
parent ef8db14967 99f53fcd1f
commit e1512553f8
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
1 changed files with 6 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
litedram/gen.py
View File

@ -567,7 +567,12 @@ class LiteDRAMCore(SoCCore):
assert core_config["memtype"] in ["DDR3"] assert core_config["memtype"] in ["DDR3"]
self.submodules.ddrphy = sdram_phy = core_config["sdram_phy"]( self.submodules.ddrphy = sdram_phy = core_config["sdram_phy"](
pads = platform.request("ddram"), pads = platform.request("ddram"),
sys_clk_freq = sys_clk_freq) sys_clk_freq = sys_clk_freq,
cmd_delay = core_config["cmd_delay"])
self.ddrphy.settings.add_electrical_settings(
rtt_nom = core_config["rtt_nom"],
rtt_wr = core_config["rtt_wr"],
ron = core_config["ron"])
self.comb += crg.stop.eq(self.ddrphy.init.stop) self.comb += crg.stop.eq(self.ddrphy.init.stop)
self.comb += crg.reset.eq(self.ddrphy.init.reset) self.comb += crg.reset.eq(self.ddrphy.init.reset)