This website requires JavaScript.
Explore
Help
Sign In
Hardware
/
litedram
mirror of
https://github.com/enjoy-digital/litedram.git
Watch
1
Star
0
Fork
You've already forked litedram
0
Code
Issues
Packages
Projects
Releases
Wiki
Activity
7d8f4713d3
litedram
/
bench
History
Florent Kermarrec
b24943e691
bench/genesys2: add litescope on ddrphy.dfi.
2020-10-08 16:21:02 +02:00
..
arty.py
bench: uniformize targets with 125MHz clock and Etherbone.
2020-09-24 13:03:07 +02:00
common.py
bench/common: add s7_load_bios/s7_set_sys_clk functions.
2020-09-14 10:54:35 +02:00
ddr3_mr_gen.py
bench: add DDR3 Mode Register settings generator.
2020-09-24 17:51:22 +02:00
ddr4_mr_gen.py
bench: add DDR4 Mode Register settings generator.
2020-09-24 14:57:14 +02:00
genesys2.py
bench/genesys2: add litescope on ddrphy.dfi.
2020-10-08 16:21:02 +02:00
kc705.py
bench: uniformize targets with 125MHz clock and Etherbone.
2020-09-24 13:03:07 +02:00
kcu105.py
bench: uniformize targets with 125MHz clock and Etherbone.
2020-09-24 13:03:07 +02:00