Florent Kermarrec
|
d4d63d7474
|
software/driver/analyzer: fix groups build
|
2017-07-24 22:57:19 +02:00 |
|
Florent Kermarrec
|
8d87992b95
|
litescope/software/dump/sigrok: remove 8 bits limitation and some cleanup
|
2017-06-23 11:40:44 +02:00 |
|
Florent Kermarrec
|
d8649fca5f
|
software/dump/sigrok: add limitation to 8 bits, will be fixed later
|
2017-06-23 10:50:08 +02:00 |
|
Florent Kermarrec
|
2048acf80e
|
software/dump/sigrok: fix write_data, now working :)
|
2017-06-23 08:57:10 +02:00 |
|
Florent Kermarrec
|
3d35e72a48
|
software/driver/analyzer: fix wait_done
|
2017-06-22 19:24:08 +02:00 |
|
Florent Kermarrec
|
dff7ac8d4e
|
software/dump/sigrok: rename capture file to dump
|
2017-06-22 19:20:34 +02:00 |
|
Florent Kermarrec
|
b57a5f9369
|
example_design: demonstrate how to use groups, create separate capture for vcd (bus support) and sigrok (no bus support)
|
2017-06-22 19:12:33 +02:00 |
|
Florent Kermarrec
|
92710208de
|
software/driver/analyzer: add wait_done method
|
2017-06-22 19:11:11 +02:00 |
|
Florent Kermarrec
|
0c4d0f4505
|
software/dump/sigrok: fix samplerate generation (2x since we are doubling data to show capture clk)
|
2017-06-22 18:45:15 +02:00 |
|
Florent Kermarrec
|
f8ea15363c
|
software/dump/common: rename clk to capture_clk in dumps
|
2017-06-22 18:41:08 +02:00 |
|
Florent Kermarrec
|
49c524d866
|
software/driver: remove samplerate handling and simply pass it when writing dump if wanted
|
2017-06-22 18:37:54 +02:00 |
|
Florent Kermarrec
|
9e669dce7f
|
software/driver/analyzer: add upload progress bar and improve presentation
|
2017-06-22 18:19:44 +02:00 |
|
Florent Kermarrec
|
1f33e44ad5
|
software/driver/io: cleanup
|
2017-06-22 18:13:07 +02:00 |
|
Florent Kermarrec
|
01eabb2d0d
|
example_design: update with litex and fix
|
2017-06-22 17:58:19 +02:00 |
|
Florent Kermarrec
|
e2cb7bd829
|
README: consistency between projects
|
2017-06-22 17:00:16 +02:00 |
|
Florent Kermarrec
|
cf7ea12ec8
|
litescope: add support for groups of signals and dynamic muxing between them
allow multiple debug configuration in a single bitstream
|
2017-06-09 12:14:00 +02:00 |
|
Florent Kermarrec
|
2f625c58b2
|
update litex uart
|
2017-04-19 10:46:17 +02:00 |
|
Florent Kermarrec
|
f2d63aa1f3
|
test/test_analyzer: add TODO
|
2017-01-19 05:30:40 +01:00 |
|
Florent Kermarrec
|
a80d890fb9
|
test/test_dump: cleanup
|
2017-01-19 05:30:25 +01:00 |
|
Florent Kermarrec
|
687d09f331
|
README: update
|
2017-01-19 04:58:40 +01:00 |
|
Florent Kermarrec
|
795d70011b
|
test: use csr write/read functions and switch to python unittest
|
2017-01-19 04:58:04 +01:00 |
|
Florent Kermarrec
|
238e5ffcc2
|
setup.py: +x and add testsuite
|
2017-01-19 04:43:40 +01:00 |
|
enjoy-digital
|
e3e7ae0a79
|
Merge pull request #1 from mithro/records
Support Record objects.
|
2016-12-14 17:38:38 +01:00 |
|
enjoy-digital
|
5ecb07ead3
|
Merge pull request #2 from mithro/gitignore
Adding a .gitignore
|
2016-12-14 17:38:12 +01:00 |
Tim 'mithro' Ansell
|
8b706ce05d
|
Merge remote-tracking branch 'python-ignore/master' into gitignore
|
2016-12-14 17:15:29 +01:00 |
|
Tim Ansell
|
13dad5a522
|
GitHub's default .gitignore for Python.
|
2016-12-14 17:11:37 +01:00 |
|
Tim 'mithro' Ansell
|
9f829fe608
|
Support Record objects.
|
2016-12-14 16:57:32 +01:00 |
|
Florent Kermarrec
|
edbcf65f6f
|
software: some clean up and generate clk in dump
|
2016-06-13 17:07:56 +02:00 |
|
Florent Kermarrec
|
b989ad6ce2
|
setup.py: fix version (0.1)
|
2016-04-29 14:41:47 +02:00 |
|
Florent Kermarrec
|
2877ead735
|
core: remove rounding to next ceil_pow2 (not useful)
|
2016-04-25 19:16:14 +02:00 |
|
Florent Kermarrec
|
9eb97d7879
|
core/FrontendTrigger: remove (and wrong) dw computation
|
2016-04-25 15:51:48 +02:00 |
|
Florent Kermarrec
|
b74bcb2fbf
|
use new Record.connect omit parameter (replace leave_out)
|
2016-04-21 08:06:24 +02:00 |
|
Florent Kermarrec
|
f8e3e63ef3
|
fix cd_ratio support
|
2016-04-03 22:58:12 +02:00 |
|
Florent Kermarrec
|
0c41c6a204
|
core: minor fixes
|
2016-04-03 18:26:50 +02:00 |
|
Florent Kermarrec
|
0f7f384ac9
|
test: +x on scripts
|
2016-04-03 17:30:58 +02:00 |
|
Florent Kermarrec
|
2539dce96f
|
test/analyzer_tb: retrieve and print data
|
2016-04-01 09:12:36 +02:00 |
|
Florent Kermarrec
|
b1b9e61ecf
|
gateware: complete refactoring (only keep essential features, now less than 200 LOCs :)
use new LiteX features and only keep one trigger, subsampler, cdc, converter and storage modules.
software still needs to be cleaned up.
|
2016-03-31 21:41:51 +02:00 |
|
Florent Kermarrec
|
e211d17ca6
|
README: we are in 2016
|
2016-03-31 00:07:27 +02:00 |
|
Florent Kermarrec
|
4f03da20ab
|
frontend/logic_analyzer: add Converter for the cases where clk_domain frequency > system frequency
|
2016-03-30 20:22:42 +02:00 |
|
Florent Kermarrec
|
97a0785e28
|
common: remove direction in layout
|
2016-03-30 20:21:21 +02:00 |
|
Florent Kermarrec
|
58a09bbdd6
|
test: remove __init__.py and use setup.py develop
|
2016-03-22 10:38:17 +01:00 |
|
Florent Kermarrec
|
8f88088f63
|
global: use valid/ready/last signals instead of stb/ack/eop (similar to AXI)
|
2016-03-16 20:10:09 +01:00 |
|
Florent Kermarrec
|
7af786e47e
|
example_designs: use new Vivado special overrides
|
2016-03-16 19:48:38 +01:00 |
|
Florent Kermarrec
|
6d975fe388
|
global: replace Sink/Source with stream.Endpoint
|
2016-03-15 21:01:20 +01:00 |
|
Florent Kermarrec
|
88c4e2d126
|
software/driver/logic_analyzer: fix case when config_csv is provided as a parameter
|
2016-01-11 19:09:48 +01:00 |
|
Florent Kermarrec
|
83e06cad80
|
example_designs: change the way we build cores (ensure consistent IO naming)
|
2015-12-27 15:42:37 +01:00 |
|
Florent Kermarrec
|
378272d9e2
|
some fixes (from refactoring)
|
2015-12-27 13:14:53 +01:00 |
|
Florent Kermarrec
|
4bdd6813ef
|
remove use of Record.connect
|
2015-12-27 12:51:19 +01:00 |
|
Florent Kermarrec
|
8e7d89fc0c
|
setup.py: exclude test directory
|
2015-12-19 21:04:25 +01:00 |
|
Florent Kermarrec
|
21b76a1860
|
example_designs/make.py: do not use "-" in build_name
|
2015-12-12 16:51:35 +01:00 |