Florent Kermarrec
|
49c524d866
|
software/driver: remove samplerate handling and simply pass it when writing dump if wanted
|
2017-06-22 18:37:54 +02:00 |
Florent Kermarrec
|
9e669dce7f
|
software/driver/analyzer: add upload progress bar and improve presentation
|
2017-06-22 18:19:44 +02:00 |
Florent Kermarrec
|
1f33e44ad5
|
software/driver/io: cleanup
|
2017-06-22 18:13:07 +02:00 |
Florent Kermarrec
|
cf7ea12ec8
|
litescope: add support for groups of signals and dynamic muxing between them
allow multiple debug configuration in a single bitstream
|
2017-06-09 12:14:00 +02:00 |
Tim 'mithro' Ansell
|
9f829fe608
|
Support Record objects.
|
2016-12-14 16:57:32 +01:00 |
Florent Kermarrec
|
edbcf65f6f
|
software: some clean up and generate clk in dump
|
2016-06-13 17:07:56 +02:00 |
Florent Kermarrec
|
2877ead735
|
core: remove rounding to next ceil_pow2 (not useful)
|
2016-04-25 19:16:14 +02:00 |
Florent Kermarrec
|
9eb97d7879
|
core/FrontendTrigger: remove (and wrong) dw computation
|
2016-04-25 15:51:48 +02:00 |
Florent Kermarrec
|
b74bcb2fbf
|
use new Record.connect omit parameter (replace leave_out)
|
2016-04-21 08:06:24 +02:00 |
Florent Kermarrec
|
f8e3e63ef3
|
fix cd_ratio support
|
2016-04-03 22:58:12 +02:00 |
Florent Kermarrec
|
0c41c6a204
|
core: minor fixes
|
2016-04-03 18:26:50 +02:00 |
Florent Kermarrec
|
b1b9e61ecf
|
gateware: complete refactoring (only keep essential features, now less than 200 LOCs :)
use new LiteX features and only keep one trigger, subsampler, cdc, converter and storage modules.
software still needs to be cleaned up.
|
2016-03-31 21:41:51 +02:00 |
Florent Kermarrec
|
4f03da20ab
|
frontend/logic_analyzer: add Converter for the cases where clk_domain frequency > system frequency
|
2016-03-30 20:22:42 +02:00 |
Florent Kermarrec
|
97a0785e28
|
common: remove direction in layout
|
2016-03-30 20:21:21 +02:00 |
Florent Kermarrec
|
8f88088f63
|
global: use valid/ready/last signals instead of stb/ack/eop (similar to AXI)
|
2016-03-16 20:10:09 +01:00 |
Florent Kermarrec
|
6d975fe388
|
global: replace Sink/Source with stream.Endpoint
|
2016-03-15 21:01:20 +01:00 |
Florent Kermarrec
|
88c4e2d126
|
software/driver/logic_analyzer: fix case when config_csv is provided as a parameter
|
2016-01-11 19:09:48 +01:00 |
Florent Kermarrec
|
378272d9e2
|
some fixes (from refactoring)
|
2015-12-27 13:14:53 +01:00 |
Florent Kermarrec
|
4bdd6813ef
|
remove use of Record.connect
|
2015-12-27 12:51:19 +01:00 |
Florent Kermarrec
|
d0b4688184
|
remove Counter module
|
2015-11-24 21:50:01 +01:00 |
Florent Kermarrec
|
198babae69
|
stream/SyncFIFO now exposes fifo level
|
2015-11-16 16:13:01 +01:00 |
Florent Kermarrec
|
24ef9d7ebe
|
for now use our fork of migen
|
2015-11-13 15:46:08 +01:00 |
Florent Kermarrec
|
947d974d0a
|
start adapting to new migen/litex
|
2015-11-12 01:04:28 +01:00 |
Florent Kermarrec
|
7623739f5a
|
change names of frontend modules: io --> inout, la--> logic_analyzer
|
2015-09-27 18:47:30 +02:00 |
Florent Kermarrec
|
c436e160b6
|
example_designs/test: add Makefile and test on de0nano
|
2015-09-27 18:16:10 +02:00 |
Florent Kermarrec
|
d316948c87
|
software/dump: cleanup imports
|
2015-09-27 18:01:52 +02:00 |
Florent Kermarrec
|
34e8263572
|
add dump_tb and cleanup dump code
|
2015-09-27 17:47:07 +02:00 |
Florent Kermarrec
|
984feb185f
|
litescope/common: add Counter (will be removed from migen)
|
2015-09-12 16:53:59 +02:00 |
Florent Kermarrec
|
9393fee9f3
|
init repo
|
2015-09-09 08:24:08 +02:00 |