2021-10-13 06:18:46 -04:00
|
|
|
#!/usr/bin/env python3
|
|
|
|
|
|
|
|
|
|
#
|
|
|
|
|
# This file is part of LiteX-Boards.
|
|
|
|
|
#
|
|
|
|
|
# Copyright (c) 2021 Franck Jullien <franck.jullien@collshade.fr>
|
|
|
|
|
# Copyright (c) 2021 Florent Kermarrec <florent@enjoy-digital.fr>
|
|
|
|
|
# SPDX-License-Identifier: BSD-2-Clause
|
|
|
|
|
|
|
|
|
|
from migen import *
|
2021-10-13 10:35:14 -04:00
|
|
|
from migen.genlib.resetsync import AsyncResetSynchronizer
|
2021-10-13 06:18:46 -04:00
|
|
|
|
|
|
|
|
from litex_boards.platforms import efinix_trion_t120_bga576_dev_kit
|
|
|
|
|
|
2021-10-14 09:36:14 -04:00
|
|
|
from litex.soc.cores.clock import *
|
2021-10-13 06:18:46 -04:00
|
|
|
from litex.soc.integration.soc_core import *
|
2021-11-09 10:13:40 -05:00
|
|
|
from litex.soc.integration.soc import SoCRegion
|
2021-10-13 06:18:46 -04:00
|
|
|
from litex.soc.integration.builder import *
|
|
|
|
|
from litex.soc.cores.led import LedChaser
|
2021-11-09 10:13:40 -05:00
|
|
|
from litex.soc.interconnect import axi
|
2021-10-13 06:18:46 -04:00
|
|
|
|
2021-11-09 05:32:32 -05:00
|
|
|
from liteeth.phy.trionrgmii import LiteEthPHYRGMII
|
|
|
|
|
|
2021-10-13 06:18:46 -04:00
|
|
|
# CRG ----------------------------------------------------------------------------------------------
|
|
|
|
|
|
|
|
|
|
class _CRG(Module):
|
2021-10-14 09:36:14 -04:00
|
|
|
def __init__(self, platform, sys_clk_freq):
|
2021-10-13 06:18:46 -04:00
|
|
|
self.clock_domains.cd_sys = ClockDomain()
|
|
|
|
|
|
|
|
|
|
# # #
|
|
|
|
|
|
|
|
|
|
clk40 = platform.request("clk40")
|
2021-10-13 10:35:14 -04:00
|
|
|
rst_n = platform.request("user_btn", 0)
|
2021-10-13 06:18:46 -04:00
|
|
|
|
2021-10-14 09:36:14 -04:00
|
|
|
|
|
|
|
|
# PLL
|
|
|
|
|
self.submodules.pll = pll = TRIONPLL(platform)
|
|
|
|
|
self.comb += pll.reset.eq(~rst_n)
|
|
|
|
|
pll.register_clkin(clk40, 40e6)
|
2021-11-10 06:07:30 -05:00
|
|
|
pll.create_clkout(self.cd_sys, sys_clk_freq, with_reset=True, name="axi_clk")
|
2021-10-13 06:18:46 -04:00
|
|
|
|
|
|
|
|
# BaseSoC ------------------------------------------------------------------------------------------
|
|
|
|
|
|
|
|
|
|
class BaseSoC(SoCCore):
|
2021-11-12 13:43:28 -05:00
|
|
|
def __init__(self, sys_clk_freq=int(75e6),
|
2021-11-09 05:32:32 -05:00
|
|
|
with_spi_flash = False,
|
|
|
|
|
with_ethernet = False,
|
|
|
|
|
with_etherbone = False,
|
|
|
|
|
eth_phy = 0,
|
|
|
|
|
eth_ip = "192.168.1.50",
|
|
|
|
|
with_led_chaser = True,
|
|
|
|
|
**kwargs):
|
2021-10-13 06:18:46 -04:00
|
|
|
platform = efinix_trion_t120_bga576_dev_kit.Platform()
|
|
|
|
|
|
2021-10-14 04:10:42 -04:00
|
|
|
# USBUART PMOD as Serial--------------------------------------------------------------------
|
|
|
|
|
platform.add_extension(efinix_trion_t120_bga576_dev_kit.usb_pmod_io("pmod_e"))
|
2021-11-12 12:03:39 -05:00
|
|
|
kwargs["uart_name"] = "usb_uart"
|
2021-10-14 04:10:42 -04:00
|
|
|
|
2021-10-13 06:18:46 -04:00
|
|
|
# CRG --------------------------------------------------------------------------------------
|
2021-10-14 09:36:14 -04:00
|
|
|
self.submodules.crg = _CRG(platform, sys_clk_freq)
|
2021-10-13 06:18:46 -04:00
|
|
|
|
2022-04-21 06:17:26 -04:00
|
|
|
# SoCCore ----------------------------------------------------------------------------------
|
|
|
|
|
SoCCore.__init__(self, platform, sys_clk_freq, ident="LiteX SoC on Efinix Trion T120 BGA576 Dev Kit", **kwargs)
|
|
|
|
|
|
2021-10-14 13:16:01 -04:00
|
|
|
# SPI Flash --------------------------------------------------------------------------------
|
|
|
|
|
if with_spi_flash:
|
|
|
|
|
from litespi.modules import W25Q128JV
|
|
|
|
|
from litespi.opcodes import SpiNorFlashOpCodes as Codes
|
2021-10-25 12:35:35 -04:00
|
|
|
self.add_spi_flash(mode="4x", module=W25Q128JV(Codes.READ_1_1_4), with_master=True)
|
|
|
|
|
platform.toolchain.excluded_ios.append(platform.lookup_request("spiflash4x").dq)
|
2021-10-14 13:16:01 -04:00
|
|
|
|
2021-10-13 06:18:46 -04:00
|
|
|
# Leds -------------------------------------------------------------------------------------
|
2021-11-12 12:03:39 -05:00
|
|
|
if with_led_chaser:
|
2021-10-13 06:18:46 -04:00
|
|
|
self.submodules.leds = LedChaser(
|
|
|
|
|
pads = platform.request_all("user_led"),
|
|
|
|
|
sys_clk_freq = sys_clk_freq)
|
|
|
|
|
|
2021-10-25 12:35:35 -04:00
|
|
|
# Tristate Test ----------------------------------------------------------------------------
|
2021-10-25 09:01:34 -04:00
|
|
|
from litex.build.generic_platform import Subsignal, Pins, Misc, IOStandard
|
|
|
|
|
from litex.soc.cores.bitbang import I2CMaster
|
|
|
|
|
platform.add_extension([("i2c", 0,
|
|
|
|
|
Subsignal("sda", Pins("T12")),
|
|
|
|
|
Subsignal("scl", Pins("V11")),
|
|
|
|
|
IOStandard("3.3_V_LVTTL_/_LVCMOS"),
|
|
|
|
|
)])
|
2021-10-25 12:35:35 -04:00
|
|
|
self.submodules.i2c = I2CMaster(pads=platform.request("i2c"))
|
2021-10-25 09:01:34 -04:00
|
|
|
|
2021-11-09 05:32:32 -05:00
|
|
|
# Ethernet / Etherbone ---------------------------------------------------------------------
|
|
|
|
|
if with_ethernet or with_etherbone:
|
|
|
|
|
self.submodules.ethphy = LiteEthPHYRGMII(
|
|
|
|
|
platform = platform,
|
|
|
|
|
clock_pads = platform.request("eth_clocks", eth_phy),
|
|
|
|
|
pads = platform.request("eth", eth_phy),
|
|
|
|
|
with_hw_init_reset = False)
|
|
|
|
|
if with_ethernet:
|
2021-11-16 12:53:15 -05:00
|
|
|
self.add_ethernet(phy=self.ethphy, software_debug=False)
|
2021-11-09 05:32:32 -05:00
|
|
|
if with_etherbone:
|
|
|
|
|
self.add_etherbone(phy=self.ethphy)
|
|
|
|
|
|
|
|
|
|
# FIXME: Avoid this.
|
|
|
|
|
platform.toolchain.excluded_ios.append(platform.lookup_request("eth_clocks").tx)
|
|
|
|
|
platform.toolchain.excluded_ios.append(platform.lookup_request("eth_clocks").rx)
|
|
|
|
|
platform.toolchain.excluded_ios.append(platform.lookup_request("eth").tx_data)
|
|
|
|
|
platform.toolchain.excluded_ios.append(platform.lookup_request("eth").rx_data)
|
|
|
|
|
platform.toolchain.excluded_ios.append(platform.lookup_request("eth").mdio)
|
|
|
|
|
|
2021-11-09 10:13:40 -05:00
|
|
|
# LPDDR3 SDRAM -----------------------------------------------------------------------------
|
2021-11-12 12:03:39 -05:00
|
|
|
if not self.integrated_main_ram_size:
|
2021-11-10 06:07:30 -05:00
|
|
|
# DRAM / PLL Blocks.
|
|
|
|
|
# ------------------
|
2021-11-12 13:43:28 -05:00
|
|
|
dram_pll_refclk = platform.request("dram_pll_refclk")
|
|
|
|
|
platform.toolchain.excluded_ios.append(dram_pll_refclk)
|
|
|
|
|
self.platform.toolchain.additional_sdc_commands.append(f"create_clock -period {1e9/50e6} dram_pll_refclk")
|
2021-11-10 06:07:30 -05:00
|
|
|
|
2021-11-16 11:41:26 -05:00
|
|
|
from litex.build.efinix import InterfaceWriterBlock, InterfaceWriterXMLBlock
|
|
|
|
|
import xml.etree.ElementTree as et
|
|
|
|
|
|
|
|
|
|
class PLLDRAMBlock(InterfaceWriterBlock):
|
|
|
|
|
@staticmethod
|
|
|
|
|
def generate():
|
|
|
|
|
return """
|
|
|
|
|
design.create_block("dram_pll", block_type="PLL")
|
|
|
|
|
design.set_property("dram_pll", {"REFCLK_FREQ":"50.0"}, block_type="PLL")
|
|
|
|
|
design.gen_pll_ref_clock("dram_pll", pll_res="PLL_BR0", refclk_src="EXTERNAL", refclk_name="dram_pll_clkin", ext_refclk_no="0")
|
|
|
|
|
design.set_property("dram_pll","LOCKED_PIN","dram_pll_locked", block_type="PLL")
|
|
|
|
|
design.set_property("dram_pll","RSTN_PIN","dram_pll_rst_n", block_type="PLL")
|
|
|
|
|
design.set_property("dram_pll", {"CLKOUT0_PIN" : "dram_pll_CLKOUT0"}, block_type="PLL")
|
|
|
|
|
design.set_property("dram_pll","CLKOUT0_PHASE","0","PLL")
|
|
|
|
|
calc_result = design.auto_calc_pll_clock("dram_pll", {"CLKOUT0_FREQ": "400.0"})
|
|
|
|
|
"""
|
|
|
|
|
platform.toolchain.ifacewriter.blocks.append(PLLDRAMBlock())
|
|
|
|
|
|
|
|
|
|
class DRAMXMLBlock(InterfaceWriterXMLBlock):
|
|
|
|
|
@staticmethod
|
|
|
|
|
def generate(root, namespaces):
|
|
|
|
|
# CHECKME: Switch to DDRDesignService?
|
|
|
|
|
ddr_info = root.find("efxpt:ddr_info", namespaces)
|
|
|
|
|
|
|
|
|
|
ddr = et.SubElement(ddr_info, "efxpt:ddr",
|
|
|
|
|
name = "ddr_inst1",
|
|
|
|
|
ddr_def = "DDR_0",
|
|
|
|
|
cs_preset_id = "173",
|
|
|
|
|
cs_mem_type = "LPDDR3",
|
|
|
|
|
cs_ctrl_width = "x32",
|
|
|
|
|
cs_dram_width = "x32",
|
|
|
|
|
cs_dram_density = "8G",
|
|
|
|
|
cs_speedbin = "800",
|
|
|
|
|
target0_enable = "true",
|
2021-11-16 12:12:42 -05:00
|
|
|
target1_enable = "true",
|
2021-11-16 11:50:47 -05:00
|
|
|
ctrl_type = "none"
|
2021-11-16 11:41:26 -05:00
|
|
|
)
|
|
|
|
|
|
|
|
|
|
gen_pin_target0 = et.SubElement(ddr, "efxpt:gen_pin_target0")
|
|
|
|
|
et.SubElement(gen_pin_target0, "efxpt:pin", name="axi0_wdata", type_name=f"WDATA_0", is_bus="true")
|
|
|
|
|
et.SubElement(gen_pin_target0, "efxpt:pin", name="axi0_wready", type_name=f"WREADY_0", is_bus="false")
|
|
|
|
|
et.SubElement(gen_pin_target0, "efxpt:pin", name="axi0_wid", type_name=f"WID_0", is_bus="true")
|
|
|
|
|
et.SubElement(gen_pin_target0, "efxpt:pin", name="axi0_bready", type_name=f"BREADY_0", is_bus="false")
|
|
|
|
|
et.SubElement(gen_pin_target0, "efxpt:pin", name="axi0_rdata", type_name=f"RDATA_0", is_bus="true")
|
|
|
|
|
et.SubElement(gen_pin_target0, "efxpt:pin", name="axi0_aid", type_name=f"AID_0", is_bus="true")
|
|
|
|
|
et.SubElement(gen_pin_target0, "efxpt:pin", name="axi0_bvalid", type_name=f"BVALID_0", is_bus="false")
|
|
|
|
|
et.SubElement(gen_pin_target0, "efxpt:pin", name="axi0_rlast", type_name=f"RLAST_0", is_bus="false")
|
|
|
|
|
et.SubElement(gen_pin_target0, "efxpt:pin", name="axi0_bid", type_name=f"BID_0", is_bus="true")
|
|
|
|
|
et.SubElement(gen_pin_target0, "efxpt:pin", name="axi0_asize", type_name=f"ASIZE_0", is_bus="true")
|
|
|
|
|
et.SubElement(gen_pin_target0, "efxpt:pin", name="axi0_atype", type_name=f"ATYPE_0", is_bus="false")
|
|
|
|
|
et.SubElement(gen_pin_target0, "efxpt:pin", name="axi0_aburst", type_name=f"ABURST_0", is_bus="true")
|
|
|
|
|
et.SubElement(gen_pin_target0, "efxpt:pin", name="axi0_wvalid", type_name=f"WVALID_0", is_bus="false")
|
|
|
|
|
et.SubElement(gen_pin_target0, "efxpt:pin", name="axi0_wlast", type_name=f"WLAST_0", is_bus="false")
|
|
|
|
|
et.SubElement(gen_pin_target0, "efxpt:pin", name="axi0_aaddr", type_name=f"AADDR_0", is_bus="true")
|
|
|
|
|
et.SubElement(gen_pin_target0, "efxpt:pin", name="axi0_rid", type_name=f"RID_0", is_bus="true")
|
|
|
|
|
et.SubElement(gen_pin_target0, "efxpt:pin", name="axi0_avalid", type_name=f"AVALID_0", is_bus="false")
|
|
|
|
|
et.SubElement(gen_pin_target0, "efxpt:pin", name="axi0_rvalid", type_name=f"RVALID_0", is_bus="false")
|
|
|
|
|
et.SubElement(gen_pin_target0, "efxpt:pin", name="axi0_alock", type_name=f"ALOCK_0", is_bus="true")
|
|
|
|
|
et.SubElement(gen_pin_target0, "efxpt:pin", name="axi0_rready", type_name=f"RREADY_0", is_bus="false")
|
|
|
|
|
et.SubElement(gen_pin_target0, "efxpt:pin", name="axi0_rresp", type_name=f"RRESP_0", is_bus="true")
|
|
|
|
|
et.SubElement(gen_pin_target0, "efxpt:pin", name="axi0_wstrb", type_name=f"WSTRB_0", is_bus="true")
|
|
|
|
|
et.SubElement(gen_pin_target0, "efxpt:pin", name="axi0_aready", type_name=f"AREADY_0", is_bus="false")
|
|
|
|
|
et.SubElement(gen_pin_target0, "efxpt:pin", name="axi0_alen", type_name=f"ALEN_0", is_bus="true")
|
|
|
|
|
et.SubElement(gen_pin_target0, "efxpt:pin", name="axi_clk", type_name=f"ACLK_0", is_bus="false", is_clk="true", is_clk_invert="false")
|
|
|
|
|
|
|
|
|
|
gen_pin_target1 = et.SubElement(ddr, "efxpt:gen_pin_target1")
|
|
|
|
|
et.SubElement(gen_pin_target1, "efxpt:pin", name="axi1_wdata", type_name=f"WDATA_1", is_bus="true")
|
|
|
|
|
et.SubElement(gen_pin_target1, "efxpt:pin", name="axi1_wready", type_name=f"WREADY_1", is_bus="false")
|
|
|
|
|
et.SubElement(gen_pin_target1, "efxpt:pin", name="axi1_wid", type_name=f"WID_1", is_bus="true")
|
|
|
|
|
et.SubElement(gen_pin_target1, "efxpt:pin", name="axi1_bready", type_name=f"BREADY_1", is_bus="false")
|
|
|
|
|
et.SubElement(gen_pin_target1, "efxpt:pin", name="axi1_rdata", type_name=f"RDATA_1", is_bus="true")
|
|
|
|
|
et.SubElement(gen_pin_target1, "efxpt:pin", name="axi1_aid", type_name=f"AID_1", is_bus="true")
|
|
|
|
|
et.SubElement(gen_pin_target1, "efxpt:pin", name="axi1_bvalid", type_name=f"BVALID_1", is_bus="false")
|
|
|
|
|
et.SubElement(gen_pin_target1, "efxpt:pin", name="axi1_rlast", type_name=f"RLAST_1", is_bus="false")
|
|
|
|
|
et.SubElement(gen_pin_target1, "efxpt:pin", name="axi1_bid", type_name=f"BID_1", is_bus="true")
|
|
|
|
|
et.SubElement(gen_pin_target1, "efxpt:pin", name="axi1_asize", type_name=f"ASIZE_1", is_bus="true")
|
|
|
|
|
et.SubElement(gen_pin_target1, "efxpt:pin", name="axi1_atype", type_name=f"ATYPE_1", is_bus="false")
|
|
|
|
|
et.SubElement(gen_pin_target1, "efxpt:pin", name="axi1_aburst", type_name=f"ABURST_1", is_bus="true")
|
|
|
|
|
et.SubElement(gen_pin_target1, "efxpt:pin", name="axi1_wvalid", type_name=f"WVALID_1", is_bus="false")
|
|
|
|
|
et.SubElement(gen_pin_target1, "efxpt:pin", name="axi1_wlast", type_name=f"WLAST_1", is_bus="false")
|
|
|
|
|
et.SubElement(gen_pin_target1, "efxpt:pin", name="axi1_aaddr", type_name=f"AADDR_1", is_bus="true")
|
|
|
|
|
et.SubElement(gen_pin_target1, "efxpt:pin", name="axi1_rid", type_name=f"RID_1", is_bus="true")
|
|
|
|
|
et.SubElement(gen_pin_target1, "efxpt:pin", name="axi1_avalid", type_name=f"AVALID_1", is_bus="false")
|
|
|
|
|
et.SubElement(gen_pin_target1, "efxpt:pin", name="axi1_rvalid", type_name=f"RVALID_1", is_bus="false")
|
|
|
|
|
et.SubElement(gen_pin_target1, "efxpt:pin", name="axi1_alock", type_name=f"ALOCK_1", is_bus="true")
|
|
|
|
|
et.SubElement(gen_pin_target1, "efxpt:pin", name="axi1_rready", type_name=f"RREADY_1", is_bus="false")
|
|
|
|
|
et.SubElement(gen_pin_target1, "efxpt:pin", name="axi1_rresp", type_name=f"RRESP_1", is_bus="true")
|
|
|
|
|
et.SubElement(gen_pin_target1, "efxpt:pin", name="axi1_wstrb", type_name=f"WSTRB_1", is_bus="true")
|
|
|
|
|
et.SubElement(gen_pin_target1, "efxpt:pin", name="axi1_aready", type_name=f"AREADY_1", is_bus="false")
|
|
|
|
|
et.SubElement(gen_pin_target1, "efxpt:pin", name="axi1_alen", type_name=f"ALEN_1", is_bus="true")
|
|
|
|
|
et.SubElement(gen_pin_target1, "efxpt:pin", name="axi_clk", type_name=f"ACLK_1", is_bus="false", is_clk="true", is_clk_invert="false")
|
|
|
|
|
|
|
|
|
|
gen_pin_config = et.SubElement(ddr, "efxpt:gen_pin_config")
|
2021-11-16 11:50:47 -05:00
|
|
|
et.SubElement(gen_pin_config, "efxpt:pin", name="", type_name="CFG_SEQ_RST", is_bus="false")
|
|
|
|
|
et.SubElement(gen_pin_config, "efxpt:pin", name="", type_name="CFG_SCL_IN", is_bus="false")
|
|
|
|
|
et.SubElement(gen_pin_config, "efxpt:pin", name="", type_name="CFG_SEQ_START", is_bus="false")
|
|
|
|
|
et.SubElement(gen_pin_config, "efxpt:pin", name="", type_name="RSTN", is_bus="false")
|
|
|
|
|
et.SubElement(gen_pin_config, "efxpt:pin", name="", type_name="CFG_SDA_IN", is_bus="false")
|
|
|
|
|
et.SubElement(gen_pin_config, "efxpt:pin", name="", type_name="CFG_SDA_OEN", is_bus="false")
|
2021-11-16 11:41:26 -05:00
|
|
|
|
|
|
|
|
cs_fpga = et.SubElement(ddr, "efxpt:cs_fpga")
|
|
|
|
|
et.SubElement(cs_fpga, "efxpt:param", name="FPGA_ITERM", value="120", value_type="str")
|
|
|
|
|
et.SubElement(cs_fpga, "efxpt:param", name="FPGA_OTERM", value="34", value_type="str")
|
|
|
|
|
|
|
|
|
|
cs_memory = et.SubElement(ddr, "efxpt:cs_memory")
|
|
|
|
|
et.SubElement(cs_memory, "efxpt:param", name="RTT_NOM", value="RZQ/2", value_type="str")
|
|
|
|
|
et.SubElement(cs_memory, "efxpt:param", name="MEM_OTERM", value="40", value_type="str")
|
|
|
|
|
et.SubElement(cs_memory, "efxpt:param", name="CL", value="RL=6/WL=3", value_type="str")
|
|
|
|
|
|
|
|
|
|
timing = et.SubElement(ddr, "efxpt:cs_memory_timing")
|
|
|
|
|
et.SubElement(timing, "efxpt:param", name="tRAS", value="42.000", value_type="float")
|
|
|
|
|
et.SubElement(timing, "efxpt:param", name="tRC", value="60.000", value_type="float")
|
|
|
|
|
et.SubElement(timing, "efxpt:param", name="tRP", value="18.000", value_type="float")
|
|
|
|
|
et.SubElement(timing, "efxpt:param", name="tRCD", value="18.000", value_type="float")
|
|
|
|
|
et.SubElement(timing, "efxpt:param", name="tREFI", value="3.900", value_type="float")
|
|
|
|
|
et.SubElement(timing, "efxpt:param", name="tRFC", value="210.000", value_type="float")
|
|
|
|
|
et.SubElement(timing, "efxpt:param", name="tRTP", value="10.000", value_type="float")
|
|
|
|
|
et.SubElement(timing, "efxpt:param", name="tWTR", value="10.000", value_type="float")
|
|
|
|
|
et.SubElement(timing, "efxpt:param", name="tRRD", value="10.000", value_type="float")
|
|
|
|
|
et.SubElement(timing, "efxpt:param", name="tFAW", value="50.000", value_type="float")
|
|
|
|
|
|
|
|
|
|
cs_control = et.SubElement(ddr, "efxpt:cs_control")
|
|
|
|
|
et.SubElement(cs_control, "efxpt:param", name="AMAP", value="ROW-COL_HIGH-BANK-COL_LOW", value_type="str")
|
|
|
|
|
et.SubElement(cs_control, "efxpt:param", name="EN_AUTO_PWR_DN", value="Off", value_type="str")
|
|
|
|
|
et.SubElement(cs_control, "efxpt:param", name="EN_AUTO_SELF_REF", value="No", value_type="str")
|
|
|
|
|
|
|
|
|
|
cs_gate_delay = et.SubElement(ddr, "efxpt:cs_gate_delay")
|
|
|
|
|
et.SubElement(cs_gate_delay, "efxpt:param", name="EN_DLY_OVR", value="No", value_type="str")
|
|
|
|
|
et.SubElement(cs_gate_delay, "efxpt:param", name="GATE_C_DLY", value="3", value_type="int")
|
|
|
|
|
et.SubElement(cs_gate_delay, "efxpt:param", name="GATE_F_DLY", value="0", value_type="int")
|
|
|
|
|
|
|
|
|
|
platform.toolchain.ifacewriter.xml_blocks.append(DRAMXMLBlock())
|
2021-11-10 06:07:30 -05:00
|
|
|
|
|
|
|
|
# DRAM Rst.
|
|
|
|
|
# ---------
|
2021-11-12 13:43:28 -05:00
|
|
|
dram_pll_rst_n = platform.add_iface_io("dram_pll_rst_n")
|
|
|
|
|
self.comb += dram_pll_rst_n.eq(platform.request("user_btn", 1))
|
2021-11-10 06:07:30 -05:00
|
|
|
|
2021-11-16 12:12:42 -05:00
|
|
|
# DRAM AXI-Ports.
|
2021-11-10 06:07:30 -05:00
|
|
|
# --------------
|
2021-11-16 12:12:42 -05:00
|
|
|
for n, data_width in {
|
|
|
|
|
0: 256, # target0: 256-bit.
|
|
|
|
|
1: 128, # target1: 128-bit
|
|
|
|
|
}.items():
|
|
|
|
|
axi_port = axi.AXIInterface(data_width=data_width, address_width=28, id_width=8) # 256MB.
|
|
|
|
|
ios = [(f"axi{n}", 0,
|
|
|
|
|
Subsignal("wdata", Pins(data_width)),
|
|
|
|
|
Subsignal("wready", Pins(1)),
|
|
|
|
|
Subsignal("wid", Pins(8)),
|
|
|
|
|
Subsignal("bready", Pins(1)),
|
|
|
|
|
Subsignal("rdata", Pins(data_width)),
|
|
|
|
|
Subsignal("aid", Pins(8)),
|
|
|
|
|
Subsignal("bvalid", Pins(1)),
|
|
|
|
|
Subsignal("rlast", Pins(1)),
|
|
|
|
|
Subsignal("bid", Pins(8)),
|
|
|
|
|
Subsignal("asize", Pins(3)),
|
|
|
|
|
Subsignal("atype", Pins(1)),
|
|
|
|
|
Subsignal("aburst", Pins(2)),
|
|
|
|
|
Subsignal("wvalid", Pins(1)),
|
|
|
|
|
Subsignal("aaddr", Pins(32)),
|
|
|
|
|
Subsignal("rid", Pins(8)),
|
|
|
|
|
Subsignal("avalid", Pins(1)),
|
|
|
|
|
Subsignal("rvalid", Pins(1)),
|
|
|
|
|
Subsignal("alock", Pins(2)),
|
|
|
|
|
Subsignal("rready", Pins(1)),
|
|
|
|
|
Subsignal("rresp", Pins(2)),
|
|
|
|
|
Subsignal("wstrb", Pins(data_width//8)),
|
|
|
|
|
Subsignal("aready", Pins(1)),
|
|
|
|
|
Subsignal("alen", Pins(8)),
|
|
|
|
|
Subsignal("wlast", Pins(1)),
|
|
|
|
|
)]
|
|
|
|
|
io = platform.add_iface_ios(ios)
|
|
|
|
|
rw_n = axi_port.ar.valid
|
|
|
|
|
self.comb += [
|
|
|
|
|
# Pseudo AW/AR Channels.
|
|
|
|
|
io.atype.eq(~rw_n),
|
|
|
|
|
io.aaddr.eq( Mux(rw_n, axi_port.ar.addr, axi_port.aw.addr)),
|
|
|
|
|
io.aid.eq( Mux(rw_n, axi_port.ar.id, axi_port.aw.id)),
|
|
|
|
|
io.alen.eq( Mux(rw_n, axi_port.ar.len, axi_port.aw.len)),
|
|
|
|
|
io.asize.eq( Mux(rw_n, axi_port.ar.size, axi_port.aw.size)),
|
|
|
|
|
io.aburst.eq( Mux(rw_n, axi_port.ar.burst, axi_port.aw.burst)),
|
|
|
|
|
io.alock.eq( Mux(rw_n, axi_port.ar.lock, axi_port.aw.lock)),
|
|
|
|
|
io.avalid.eq( Mux(rw_n, axi_port.ar.valid, axi_port.aw.valid)),
|
|
|
|
|
axi_port.aw.ready.eq(~rw_n & io.aready),
|
|
|
|
|
axi_port.ar.ready.eq( rw_n & io.aready),
|
|
|
|
|
|
|
|
|
|
# R Channel.
|
|
|
|
|
axi_port.r.id.eq(io.rid),
|
|
|
|
|
axi_port.r.data.eq(io.rdata),
|
|
|
|
|
axi_port.r.last.eq(io.rlast),
|
|
|
|
|
axi_port.r.resp.eq(io.rresp),
|
|
|
|
|
axi_port.r.valid.eq(io.rvalid),
|
|
|
|
|
io.rready.eq(axi_port.r.ready),
|
|
|
|
|
|
|
|
|
|
# W Channel.
|
|
|
|
|
io.wid.eq(axi_port.w.id),
|
|
|
|
|
io.wstrb.eq(axi_port.w.strb),
|
|
|
|
|
io.wdata.eq(axi_port.w.data),
|
|
|
|
|
io.wlast.eq(axi_port.w.last),
|
|
|
|
|
io.wvalid.eq(axi_port.w.valid),
|
|
|
|
|
axi_port.w.ready.eq(io.wready),
|
|
|
|
|
|
|
|
|
|
# B Channel.
|
|
|
|
|
axi_port.b.id.eq(io.bid),
|
|
|
|
|
axi_port.b.valid.eq(io.bvalid),
|
|
|
|
|
io.bready.eq(axi_port.b.ready),
|
|
|
|
|
]
|
|
|
|
|
|
|
|
|
|
# Connect AXI interface to the main bus of the SoC.
|
|
|
|
|
axi_lite_port = axi.AXILiteInterface(data_width=data_width, address_width=28)
|
|
|
|
|
self.submodules += axi.AXILite2AXI(axi_lite_port, axi_port)
|
|
|
|
|
self.bus.add_slave(f"target{n}", axi_lite_port, SoCRegion(origin=0x4000_0000 + 0x1000_0000*n, size=0x1000_0000)) # 256MB.
|
|
|
|
|
|
|
|
|
|
# Use DRAM's target0 port as Main Ram -----------------------------------------------------
|
|
|
|
|
self.bus.add_region("main_ram", SoCRegion(
|
|
|
|
|
origin = 0x4000_0000,
|
|
|
|
|
size = 0x1000_0000, # 256MB.
|
|
|
|
|
linker = True)
|
|
|
|
|
)
|
2021-11-09 10:13:40 -05:00
|
|
|
|
2021-10-13 06:18:46 -04:00
|
|
|
# Build --------------------------------------------------------------------------------------------
|
|
|
|
|
|
|
|
|
|
def main():
|
2022-03-21 11:59:40 -04:00
|
|
|
from litex.soc.integration.soc import LiteXSoCArgumentParser
|
|
|
|
|
parser = LiteXSoCArgumentParser(description="LiteX SoC on Efinix Trion T120 BGA576 Dev Kit")
|
2022-03-21 13:30:10 -04:00
|
|
|
target_group = parser.add_argument_group(title="Target options")
|
2022-05-06 09:14:32 -04:00
|
|
|
target_group.add_argument("--build", action="store_true", help="Build design.")
|
2022-03-21 13:30:10 -04:00
|
|
|
target_group.add_argument("--load", action="store_true", help="Load bitstream.")
|
|
|
|
|
target_group.add_argument("--flash", action="store_true", help="Flash bitstream.")
|
|
|
|
|
target_group.add_argument("--sys-clk-freq", default=75e6, help="System clock frequency.")
|
|
|
|
|
target_group.add_argument("--with-spi-flash", action="store_true", help="Enable SPI Flash (MMAPed).")
|
|
|
|
|
ethopts = target_group.add_mutually_exclusive_group()
|
2022-01-05 11:06:22 -05:00
|
|
|
ethopts.add_argument("--with-ethernet", action="store_true", help="Enable Ethernet support.")
|
|
|
|
|
ethopts.add_argument("--with-etherbone", action="store_true", help="Enable Etherbone support.")
|
2022-03-21 13:30:10 -04:00
|
|
|
target_group.add_argument("--eth-ip", default="192.168.1.50", type=str, help="Ethernet/Etherbone IP address.")
|
|
|
|
|
target_group.add_argument("--eth-phy", default=0, type=int, help="Ethernet PHY: 0 (default) or 1.")
|
2021-10-13 06:18:46 -04:00
|
|
|
builder_args(parser)
|
|
|
|
|
soc_core_args(parser)
|
|
|
|
|
args = parser.parse_args()
|
|
|
|
|
|
2021-11-09 05:32:32 -05:00
|
|
|
soc = BaseSoC(
|
2021-10-14 13:16:01 -04:00
|
|
|
sys_clk_freq = int(float(args.sys_clk_freq)),
|
|
|
|
|
with_spi_flash = args.with_spi_flash,
|
2021-11-09 05:32:32 -05:00
|
|
|
with_ethernet = args.with_ethernet,
|
|
|
|
|
with_etherbone = args.with_etherbone,
|
|
|
|
|
eth_ip = args.eth_ip,
|
|
|
|
|
eth_phy = args.eth_phy,
|
|
|
|
|
**soc_core_argdict(args))
|
2021-10-13 06:18:46 -04:00
|
|
|
builder = Builder(soc, **builder_argdict(args))
|
2022-05-06 09:14:32 -04:00
|
|
|
if args.build:
|
|
|
|
|
builder.build()
|
2021-10-13 06:18:46 -04:00
|
|
|
|
|
|
|
|
if args.load:
|
|
|
|
|
prog = soc.platform.create_programmer()
|
2022-03-17 04:21:05 -04:00
|
|
|
prog.load_bitstream(builder.get_bitstream_filename(mode="sram"))
|
2021-10-13 06:18:46 -04:00
|
|
|
|
2021-10-15 03:38:43 -04:00
|
|
|
if args.flash:
|
|
|
|
|
from litex.build.openfpgaloader import OpenFPGALoader
|
|
|
|
|
prog = OpenFPGALoader("trion_t120_bga576")
|
2022-03-17 04:21:05 -04:00
|
|
|
prog.flash(0, builder.get_bitstream_filename(mode="flash", ext=".hex")) # FIXME
|
2021-10-15 03:38:43 -04:00
|
|
|
|
2021-10-13 06:18:46 -04:00
|
|
|
if __name__ == "__main__":
|
|
|
|
|
main()
|
