litex-boards/litex_boards/targets/kosagi_netv2.py

146 lines
5.8 KiB
Python
Raw Normal View History

2019-06-10 11:09:51 -04:00
#!/usr/bin/env python3
#
# This file is part of LiteX-Boards.
#
# Copyright (c) 2018-2019 Florent Kermarrec <florent@enjoy-digital.fr>
# SPDX-License-Identifier: BSD-2-Clause
2019-07-12 13:19:01 -04:00
import os
2019-06-10 11:09:51 -04:00
from migen import *
from litex.gen import LiteXModule
from litex_boards.platforms import kosagi_netv2
2019-06-10 11:09:51 -04:00
2020-11-12 06:16:01 -05:00
from litex.soc.interconnect.csr import *
from litex.soc.integration.soc_core import *
2019-06-10 11:09:51 -04:00
from litex.soc.integration.builder import *
2020-11-12 06:16:01 -05:00
from litex.soc.cores.clock import *
from litex.soc.cores.led import LedChaser
2019-06-10 11:09:51 -04:00
from litedram.modules import K4B2G1646F
2019-06-10 11:09:51 -04:00
from litedram.phy import s7ddrphy
from liteeth.phy.rmii import LiteEthPHYRMII
2020-11-12 06:16:01 -05:00
from litepcie.phy.s7pciephy import S7PCIEPHY
from litepcie.software import generate_litepcie_software
2019-06-10 11:09:51 -04:00
# CRG ----------------------------------------------------------------------------------------------
class _CRG(LiteXModule):
2019-06-10 11:09:51 -04:00
def __init__(self, platform, sys_clk_freq):
self.rst = Signal()
self.cd_sys = ClockDomain()
self.cd_sys4x = ClockDomain()
self.cd_sys4x_dqs = ClockDomain()
self.cd_idelay = ClockDomain()
self.cd_clk100 = ClockDomain()
self.cd_eth = ClockDomain()
2019-06-10 11:09:51 -04:00
2020-11-12 06:16:01 -05:00
# Clk/Rst
clk50 = platform.request("clk50")
2019-06-10 11:09:51 -04:00
2020-11-12 06:16:01 -05:00
# PLL
self.pll = pll = S7PLL(speedgrade=-1)
self.comb += pll.reset.eq(self.rst)
2020-11-12 06:16:01 -05:00
pll.register_clkin(clk50, 50e6)
2020-01-16 04:28:09 -05:00
pll.create_clkout(self.cd_sys, sys_clk_freq)
pll.create_clkout(self.cd_sys4x, 4*sys_clk_freq)
2019-06-10 11:09:51 -04:00
pll.create_clkout(self.cd_sys4x_dqs, 4*sys_clk_freq, phase=90)
pll.create_clkout(self.cd_idelay, 200e6)
2020-01-16 04:28:09 -05:00
pll.create_clkout(self.cd_clk100, 100e6)
pll.create_clkout(self.cd_eth, 50e6)
platform.add_false_path_constraints(self.cd_sys.clk, pll.clkin) # Ignore sys_clk to pll.clkin path created by SoC's rst.
2019-06-10 11:09:51 -04:00
self.idelayctrl = S7IDELAYCTRL(self.cd_idelay)
2019-06-10 11:09:51 -04:00
# BaseSoC ------------------------------------------------------------------------------------------
class BaseSoC(SoCCore):
def __init__(self, variant="a7-35", sys_clk_freq=int(100e6), with_pcie=False,
with_ethernet=False, with_led_chaser=True, **kwargs):
platform = kosagi_netv2.Platform(variant=variant)
# CRG --------------------------------------------------------------------------------------
self.crg = _CRG(platform, sys_clk_freq)
2019-06-10 11:09:51 -04:00
# SoCCore ----------------------------------------------------------------------------------
SoCCore.__init__(self, platform, sys_clk_freq, ident="LiteX SoC on NeTV2", **kwargs)
# DDR3 SDRAM -------------------------------------------------------------------------------
if not self.integrated_main_ram_size:
self.ddrphy = s7ddrphy.A7DDRPHY(platform.request("ddram"),
memtype = "DDR3",
nphases = 4,
sys_clk_freq = sys_clk_freq)
self.add_sdram("sdram",
phy = self.ddrphy,
module = K4B2G1646F(sys_clk_freq, "1:4"),
l2_cache_size = kwargs.get("l2_size", 8192)
)
2019-06-10 11:09:51 -04:00
2020-01-16 04:28:09 -05:00
# Ethernet ---------------------------------------------------------------------------------
if with_ethernet:
self.ethphy = LiteEthPHYRMII(
clock_pads = self.platform.request("eth_clocks"),
pads = self.platform.request("eth"))
self.add_ethernet(phy=self.ethphy)
2019-06-10 11:09:51 -04:00
2020-11-12 06:16:01 -05:00
# PCIe -------------------------------------------------------------------------------------
if with_pcie:
self.pcie_phy = S7PCIEPHY(platform, platform.request("pcie_x4"),
2020-11-12 06:16:01 -05:00
data_width = 128,
bar0_size = 0x20000)
2021-03-25 12:47:06 -04:00
self.add_pcie(phy=self.pcie_phy, ndmas=1)
2020-11-12 06:16:01 -05:00
# Leds -------------------------------------------------------------------------------------
if with_led_chaser:
self.leds = LedChaser(
pads = platform.request_all("user_led"),
sys_clk_freq = sys_clk_freq)
2019-06-10 11:09:51 -04:00
# Build --------------------------------------------------------------------------------------------
def main():
from litex.build.parser import LiteXArgumentParser
parser = LiteXArgumentParser(platform=kosagi_netv2.Platform, description="LiteX SoC on NeTV2")
parser.add_target_argument("--variant", default="a7-35", help="Board variant (a7-35 or a7-100).")
parser.add_target_argument("--sys-clk-freq", default=100e6, help="System clock frequency.")
parser.add_target_argument("--with-ethernet", action="store_true", help="Enable Ethernet support.")
parser.add_target_argument("--with-pcie", action="store_true", help="Enable PCIe support.")
parser.add_target_argument("--driver", action="store_true", help="Generate PCIe driver.")
sdopts = parser.target_group.add_mutually_exclusive_group()
sdopts.add_argument("--with-spi-sdcard", action="store_true", help="Enable SPI-mode SDCard support.")
sdopts.add_argument("--with-sdcard", action="store_true", help="Enable SDCard support.")
2020-11-12 06:16:01 -05:00
2019-06-10 11:09:51 -04:00
args = parser.parse_args()
soc = BaseSoC(
variant = args.variant,
sys_clk_freq = int(float(args.sys_clk_freq)),
with_ethernet = args.with_ethernet,
with_pcie = args.with_pcie,
**parser.soc_core_argdict
)
2020-11-12 06:16:01 -05:00
if args.with_spi_sdcard:
soc.add_spi_sdcard()
if args.with_sdcard:
soc.add_sdcard()
builder = Builder(soc, **parser.builder_argdict)
if args.build:
builder.build(**parser.toolchain_argdict)
2019-06-10 11:09:51 -04:00
2020-11-12 06:16:01 -05:00
if args.driver:
generate_litepcie_software(soc, os.path.join(builder.output_dir, "driver"))
if args.load:
prog = soc.platform.create_programmer()
prog.load_bitstream(builder.get_bitstream_filename(mode="sram"))
2019-06-10 11:09:51 -04:00
if __name__ == "__main__":
main()