2019-06-10 11:09:51 -04:00
|
|
|
#!/usr/bin/env python3
|
|
|
|
|
2019-07-12 13:19:01 -04:00
|
|
|
# This file is Copyright (c) 2018-2019 Florent Kermarrec <florent@enjoy-digital.fr>
|
|
|
|
# License: BSD
|
|
|
|
|
2019-06-10 11:09:51 -04:00
|
|
|
import argparse
|
|
|
|
|
|
|
|
from migen import *
|
|
|
|
|
2019-08-26 03:09:40 -04:00
|
|
|
from litex_boards.platforms import netv2
|
2019-06-10 11:09:51 -04:00
|
|
|
|
|
|
|
from litex.soc.cores.clock import *
|
|
|
|
from litex.soc.integration.soc_sdram import *
|
|
|
|
from litex.soc.integration.builder import *
|
|
|
|
|
2019-09-12 03:52:13 -04:00
|
|
|
from litedram.modules import K4B2G1646F
|
2019-06-10 11:09:51 -04:00
|
|
|
from litedram.phy import s7ddrphy
|
|
|
|
|
|
|
|
from liteeth.phy.rmii import LiteEthPHYRMII
|
2019-07-12 13:19:01 -04:00
|
|
|
from liteeth.mac import LiteEthMAC
|
2019-06-10 11:09:51 -04:00
|
|
|
|
|
|
|
# CRG ----------------------------------------------------------------------------------------------
|
|
|
|
|
|
|
|
class _CRG(Module):
|
|
|
|
def __init__(self, platform, sys_clk_freq):
|
2020-01-16 04:28:09 -05:00
|
|
|
self.clock_domains.cd_sys = ClockDomain()
|
|
|
|
self.clock_domains.cd_sys4x = ClockDomain(reset_less=True)
|
2019-06-10 11:09:51 -04:00
|
|
|
self.clock_domains.cd_sys4x_dqs = ClockDomain(reset_less=True)
|
2020-01-16 04:28:09 -05:00
|
|
|
self.clock_domains.cd_clk200 = ClockDomain()
|
|
|
|
self.clock_domains.cd_clk100 = ClockDomain()
|
|
|
|
self.clock_domains.cd_eth = ClockDomain()
|
2019-06-10 11:09:51 -04:00
|
|
|
|
|
|
|
# # #
|
|
|
|
|
|
|
|
self.submodules.pll = pll = S7PLL(speedgrade=-1)
|
|
|
|
pll.register_clkin(platform.request("clk50"), 50e6)
|
2020-01-16 04:28:09 -05:00
|
|
|
pll.create_clkout(self.cd_sys, sys_clk_freq)
|
|
|
|
pll.create_clkout(self.cd_sys4x, 4*sys_clk_freq)
|
2019-06-10 11:09:51 -04:00
|
|
|
pll.create_clkout(self.cd_sys4x_dqs, 4*sys_clk_freq, phase=90)
|
2020-01-16 04:28:09 -05:00
|
|
|
pll.create_clkout(self.cd_clk200, 200e6)
|
|
|
|
pll.create_clkout(self.cd_clk100, 100e6)
|
|
|
|
pll.create_clkout(self.cd_eth, 50e6)
|
2019-06-10 11:09:51 -04:00
|
|
|
|
|
|
|
self.submodules.idelayctrl = S7IDELAYCTRL(self.cd_clk200)
|
|
|
|
|
|
|
|
# BaseSoC ------------------------------------------------------------------------------------------
|
|
|
|
|
|
|
|
class BaseSoC(SoCSDRAM):
|
2020-01-13 09:20:37 -05:00
|
|
|
def __init__(self, sys_clk_freq=int(100e6), **kwargs):
|
2019-06-10 11:09:51 -04:00
|
|
|
platform = netv2.Platform()
|
2019-12-03 03:07:09 -05:00
|
|
|
|
|
|
|
# SoCSDRAM ---------------------------------------------------------------------------------
|
2020-01-13 09:20:37 -05:00
|
|
|
SoCSDRAM.__init__(self, platform, clk_freq=sys_clk_freq, **kwargs)
|
2019-06-10 11:09:51 -04:00
|
|
|
|
2019-12-03 03:07:09 -05:00
|
|
|
# CRG --------------------------------------------------------------------------------------
|
2019-06-10 11:09:51 -04:00
|
|
|
self.submodules.crg = _CRG(platform, sys_clk_freq)
|
|
|
|
|
2019-12-03 03:07:09 -05:00
|
|
|
# DDR3 SDRAM -------------------------------------------------------------------------------
|
|
|
|
if not self.integrated_main_ram_size:
|
|
|
|
self.submodules.ddrphy = s7ddrphy.A7DDRPHY(platform.request("ddram"),
|
|
|
|
memtype = "DDR3",
|
|
|
|
nphases = 4,
|
|
|
|
sys_clk_freq = sys_clk_freq)
|
|
|
|
self.add_csr("ddrphy")
|
|
|
|
sdram_module = K4B2G1646F(sys_clk_freq, "1:4")
|
|
|
|
self.register_sdram(self.ddrphy,
|
|
|
|
geom_settings = sdram_module.geom_settings,
|
|
|
|
timing_settings = sdram_module.timing_settings)
|
2019-06-10 11:09:51 -04:00
|
|
|
|
|
|
|
# EthernetSoC --------------------------------------------------------------------------------------
|
|
|
|
|
|
|
|
class EthernetSoC(BaseSoC):
|
|
|
|
mem_map = {
|
2019-10-09 05:09:59 -04:00
|
|
|
"ethmac": 0xb0000000,
|
2019-06-10 11:09:51 -04:00
|
|
|
}
|
|
|
|
mem_map.update(BaseSoC.mem_map)
|
|
|
|
|
|
|
|
def __init__(self, **kwargs):
|
2020-01-13 09:20:37 -05:00
|
|
|
BaseSoC.__init__(self, **kwargs)
|
2019-06-10 11:09:51 -04:00
|
|
|
|
2020-01-16 04:28:09 -05:00
|
|
|
# Ethernet ---------------------------------------------------------------------------------
|
|
|
|
# phy
|
|
|
|
self.submodules.ethphy = LiteEthPHYRMII(
|
|
|
|
clock_pads = self.platform.request("eth_clocks"),
|
|
|
|
pads = self.platform.request("eth"))
|
2019-06-10 11:09:51 -04:00
|
|
|
self.add_csr("ethphy")
|
2020-01-16 04:28:09 -05:00
|
|
|
# mac
|
|
|
|
self.submodules.ethmac = LiteEthMAC(
|
|
|
|
phy = self.ethphy,
|
|
|
|
dw = 32,
|
|
|
|
interface = "wishbone",
|
|
|
|
endianness = self.cpu.endianness)
|
2019-10-30 11:35:32 -04:00
|
|
|
self.add_memory_region("ethmac", self.mem_map["ethmac"], 0x2000, type="io")
|
2020-02-11 11:45:35 -05:00
|
|
|
self.add_wb_slave(self.mem_map["ethmac"], self.ethmac.bus, 0x2000)
|
2019-06-10 11:09:51 -04:00
|
|
|
self.add_csr("ethmac")
|
|
|
|
self.add_interrupt("ethmac")
|
2020-01-16 04:28:09 -05:00
|
|
|
# timing constraints
|
|
|
|
self.platform.add_period_constraint(self.ethphy.crg.cd_eth_rx.clk, 1e9/50e6)
|
|
|
|
self.platform.add_period_constraint(self.ethphy.crg.cd_eth_tx.clk, 1e9/50e6)
|
2019-06-10 11:09:51 -04:00
|
|
|
self.platform.add_false_path_constraints(
|
|
|
|
self.crg.cd_sys.clk,
|
|
|
|
self.ethphy.crg.cd_eth_rx.clk,
|
|
|
|
self.ethphy.crg.cd_eth_tx.clk)
|
|
|
|
|
|
|
|
# Build --------------------------------------------------------------------------------------------
|
|
|
|
|
|
|
|
def main():
|
|
|
|
parser = argparse.ArgumentParser(description="LiteX SoC on NeTV2")
|
|
|
|
builder_args(parser)
|
|
|
|
soc_sdram_args(parser)
|
|
|
|
parser.add_argument("--with-ethernet", action="store_true",
|
|
|
|
help="enable Ethernet support")
|
|
|
|
args = parser.parse_args()
|
|
|
|
|
|
|
|
cls = EthernetSoC if args.with_ethernet else BaseSoC
|
|
|
|
soc = cls(**soc_sdram_argdict(args))
|
|
|
|
builder = Builder(soc, **builder_argdict(args))
|
|
|
|
builder.build()
|
|
|
|
|
|
|
|
|
|
|
|
if __name__ == "__main__":
|
|
|
|
main()
|