litex-boards/litex_boards/targets
Owen Kirby 76a32ba8ec Add Logicbone ECP5 board
The Logicbone is an Open Source development board for the Lattice ECP5
being developed at https://github.com/oskirby/logicbone
2020-06-27 03:32:47 -07:00
..
__init__.py Avoid Official/Partner/Community differentiation: use same directory for all platforms/targets. 2020-02-03 09:36:30 +01:00
ac701.py targets: use soc.build_name in load/flash bitstream. 2020-05-21 09:12:29 +02:00
acorn_cle_215.py targets/acorn_cle_215: use new generate_litepcie_software functions and add --driver argument to generate driver. 2020-06-03 08:20:43 +02:00
aller.py targets/pcie: use generate_litepcie_software on all targets with PCIe. 2020-06-03 08:30:54 +02:00
alveo_u250.py targets: use soc.build_name in load/flash bitstream. 2020-05-21 09:12:29 +02:00
arty.py targets: simplify Ethernet/Etherbone integration on targets with both. 2020-05-29 19:20:27 +02:00
arty_s7.py targets: use soc.build_name in load/flash bitstream. 2020-05-21 09:12:29 +02:00
c10lprefkit.py targets: use soc.build_name in load/flash bitstream. 2020-05-21 09:12:29 +02:00
camlink_4k.py targets: rename gateware-toolchain parameter to toolchain. 2020-06-02 13:45:05 +02:00
colorlight_5a_75x.py targets: rename colorlight_5a_75b to colorlight_5a_75x (since we are now also supporting the 75e). 2020-06-10 23:14:37 +02:00
de0nano.py targets: use soc.build_name in load/flash bitstream. 2020-05-21 09:12:29 +02:00
de1soc.py targets: use soc.build_name in load/flash bitstream. 2020-05-21 09:12:29 +02:00
de2_115.py targets: use soc.build_name in load/flash bitstream. 2020-05-21 09:12:29 +02:00
de10lite.py de10lite: simplify vga terminal. 2020-06-11 19:59:32 +02:00
de10nano.py de10nano/Mister: review/simplify. 2020-06-11 19:54:55 +02:00
ecp5_evn.py targets: rename gateware-toolchain parameter to toolchain. 2020-06-02 13:45:05 +02:00
ecpix5.py targets: use soc.build_name in load/flash bitstream. 2020-05-21 09:12:29 +02:00
fomu.py targets: add build/load parameters on all targets. 2020-05-05 15:11:47 +02:00
forest_kitten_33.py forest_kitten_33: add minimal target and use es1. 2020-05-25 12:26:52 +02:00
genesys2.py targets: simplify Ethernet/Etherbone integration on targets with both. 2020-05-29 19:20:27 +02:00
hadbadge.py targets: rename gateware-toolchain parameter to toolchain. 2020-06-02 13:45:05 +02:00
icebreaker.py targets: use soc.build_name in load/flash bitstream. 2020-05-21 09:12:29 +02:00
kc705.py targets: use soc.build_name in load/flash bitstream. 2020-05-21 09:12:29 +02:00
kcu105.py targets: use soc.build_name in load/flash bitstream. 2020-05-21 09:12:29 +02:00
kx2.py targets: use soc.build_name in load/flash bitstream. 2020-05-21 09:12:29 +02:00
linsn_rv901t.py targets: use soc.build_name in load/flash bitstream. 2020-05-21 09:12:29 +02:00
logicbone.py Add Logicbone ECP5 board 2020-06-27 03:32:47 -07:00
mercury_xu5.py targets: use soc.build_name in load/flash bitstream. 2020-05-21 09:12:29 +02:00
mimas_a7.py targets: use soc.build_name in load/flash bitstream. 2020-05-21 09:12:29 +02:00
minispartan6.py targets: use soc.build_name in load/flash bitstream. 2020-05-21 09:12:29 +02:00
nereid.py targets/pcie: use generate_litepcie_software on all targets with PCIe. 2020-06-03 08:30:54 +02:00
netv2.py targets: use soc.build_name in load/flash bitstream. 2020-05-21 09:12:29 +02:00
nexys4ddr.py platforms/nexys4ddr: add option to build with spi-mode sdcard support 2020-05-24 19:09:25 -04:00
nexys_video.py targets: use soc.build_name in load/flash bitstream. 2020-05-21 09:12:29 +02:00
orangecrab.py targets/orangecrab: add spi-sdcard and workaround for ValentyUSB. 2020-06-11 19:21:44 +02:00
pano_logic_g2.py pano_logic_g2: switch to LiteEthPHY and simplify Ethernet/Etherbone. 2020-05-29 10:41:35 +02:00
pipistrello.py targets: use soc.build_name in load/flash bitstream. 2020-05-21 09:12:29 +02:00
simple.py targets: rename gateware-toolchain parameter to toolchain. 2020-06-02 13:45:05 +02:00
tagus.py targets/pcie: use generate_litepcie_software on all targets with PCIe. 2020-06-03 08:30:54 +02:00
trellisboard.py targets/trellisboard: add initial LiteSDCard support 2020-06-03 13:41:57 -04:00
ulx3s.py targets: rename gateware-toolchain parameter to toolchain. 2020-06-02 13:45:05 +02:00
vc707.py targets: use soc.build_name in load/flash bitstream. 2020-05-21 09:12:29 +02:00
vcu118.py targets: use soc.build_name in load/flash bitstream. 2020-05-21 09:12:29 +02:00
versa_ecp5.py versa_ecp5: simplify device (LFE5UM5G or LFE5UM) and adapt integrated_rom_size only for Microwatt. 2020-06-13 11:17:05 +02:00
zcu104.py Merge pull request #78 from antmicro/jboc/spd-read 2020-05-27 14:56:31 +02:00