| .. |
|
__init__.py
|
|
|
|
ac701.py
|
targets: avoid direct use of mem_decoder.
|
2020-02-11 21:59:42 +01:00 |
|
aller.py
|
|
|
|
arty.py
|
platforms/targets: keep in sync with LiteX
|
2020-02-27 11:06:53 +01:00 |
|
c10lprefkit.py
|
targets: avoid direct use of mem_decoder.
|
2020-02-11 21:59:42 +01:00 |
|
camlink_4k.py
|
targets/ecp5: make sure all BaseSoC/EthernetSoc default to trellis.
|
2020-03-05 10:57:59 +01:00 |
|
colorlight_5a_75b.py
|
targets: default to trellis toolchain on all ECP5 targets (now able to build all supported targets).
|
2020-02-28 09:46:54 +01:00 |
|
de0nano.py
|
|
|
|
de1soc.py
|
|
|
|
de2_115.py
|
|
|
|
de10lite.py
|
targets: avoid direct use of mem_decoder.
|
2020-02-11 21:59:42 +01:00 |
|
de10nano.py
|
|
|
|
ecp5_evn.py
|
targets/ecp5: make sure all BaseSoC/EthernetSoc default to trellis.
|
2020-03-05 10:57:59 +01:00 |
|
fomu.py
|
Changed wrong imports for fomu board.
|
2020-02-12 12:40:07 +01:00 |
|
genesys2.py
|
|
|
|
hadbadge.py
|
targets/ecp5: make sure all BaseSoC/EthernetSoc default to trellis.
|
2020-03-05 10:57:59 +01:00 |
|
icebreaker.py
|
targets/icebreaker: use simplified version closer to the others targets.
|
2020-03-13 09:43:43 +01:00 |
|
kc705.py
|
targets/kc705: use DDRPHY_CMD_DELAY to center write leveling.
|
2020-02-27 12:58:52 +01:00 |
|
kcu105.py
|
targets/Ultrascale(+): simplify CRG using USIDELAYCTRL.
|
2020-03-10 16:55:22 +01:00 |
|
kx2.py
|
|
|
|
linsn_rv901t.py
|
|
|
|
mercury_xu5.py
|
targets/Ultrascale+: use 500MHz IDELAYCTRL reference clock.
|
2020-03-10 16:58:30 +01:00 |
|
mimas_a7.py
|
|
|
|
minispartan6.py
|
|
|
|
nereid.py
|
|
|
|
netv2.py
|
|
|
|
nexys4ddr.py
|
|
|
|
nexys_video.py
|
|
|
|
orangecrab.py
|
targets/ecp5: make sure all BaseSoC/EthernetSoc default to trellis.
|
2020-03-05 10:57:59 +01:00 |
|
pipistrello.py
|
|
|
|
simple.py
|
|
|
|
tagus.py
|
|
|
|
trellisboard.py
|
targets/ecp5: make sure all BaseSoC/EthernetSoc default to trellis.
|
2020-03-05 10:57:59 +01:00 |
|
ulx3s.py
|
targets: default to trellis toolchain on all ECP5 targets (now able to build all supported targets).
|
2020-02-28 09:46:54 +01:00 |
|
vc707.py
|
vc707: fix copyrights (Michael Betz is the initial author)
|
2020-02-28 08:39:52 +01:00 |
|
vcu118.py
|
targets/Ultrascale+: use 500MHz IDELAYCTRL reference clock.
|
2020-03-10 16:58:30 +01:00 |
|
versa_ecp5.py
|
targets/ecp5: make sure all BaseSoC/EthernetSoc default to trellis.
|
2020-03-05 10:57:59 +01:00 |
|
zcu104.py
|
targets/Ultrascale(+): simplify CRG using USIDELAYCTRL.
|
2020-03-10 16:55:22 +01:00 |
a99d258411