litex/migen/fhdl/verilog_mem_behavioral.py

3 lines
76 B
Python
Raw Normal View History

def handler(memory, ns, clk, rst):
return "/* TODO: implement memory */\n"