litex/liteeth/core/ip/__init__.py

162 lines
5.0 KiB
Python
Raw Normal View History

from liteeth.common import *
from liteeth.generic import *
from liteeth.core.ip.common import *
2015-01-30 07:23:06 -05:00
class LiteEthIPTX(Module):
2015-01-30 12:32:55 -05:00
def __init__(self, mac_address, ip_address, arp_table):
2015-02-09 03:26:56 -05:00
self.sink = sink = Sink(eth_ipv4_user_description(8))
self.source = source = Source(eth_mac_description(8))
self.target_unreachable = Signal()
2015-01-30 07:23:06 -05:00
###
self.submodules.checksum = checksum = LiteEthIPV4Checksum(skip_checksum=True)
self.comb += [
checksum.ce.eq(sink.stb & sink.sop),
2015-02-09 11:57:45 -05:00
checksum.reset.eq(source.stb & source.eop & source.ack)
]
2015-02-09 03:26:56 -05:00
self.submodules.packetizer = packetizer = LiteEthIPV4Packetizer()
self.comb += [
packetizer.sink.stb.eq(sink.stb & checksum.done),
2015-02-09 03:26:56 -05:00
packetizer.sink.sop.eq(sink.sop),
packetizer.sink.eop.eq(sink.eop),
sink.ack.eq(packetizer.sink.ack & checksum.done),
2015-02-09 03:26:56 -05:00
packetizer.sink.target_ip.eq(sink.ip_address),
packetizer.sink.protocol.eq(sink.protocol),
packetizer.sink.total_length.eq(sink.length + (0x5*4)),
2015-02-04 10:31:37 -05:00
packetizer.sink.version.eq(0x4), # ipv4
packetizer.sink.ihl.eq(0x5), # 20 bytes
packetizer.sink.identification.eq(0),
packetizer.sink.ttl.eq(0x80),
packetizer.sink.sender_ip.eq(ip_address),
packetizer.sink.data.eq(sink.data),
checksum.header.eq(packetizer.header),
packetizer.sink.checksum.eq(checksum.value)
]
target_mac = Signal(48)
2015-01-30 12:32:55 -05:00
2015-02-05 05:58:40 -05:00
self.submodules.fsm = fsm = FSM(reset_state="IDLE")
2015-01-30 07:23:06 -05:00
fsm.act("IDLE",
2015-02-09 03:26:56 -05:00
packetizer.source.ack.eq(1),
If(packetizer.source.stb & packetizer.source.sop,
packetizer.source.ack.eq(0),
2015-01-30 07:23:06 -05:00
NextState("SEND_MAC_ADDRESS_REQUEST")
)
)
2015-02-09 03:26:56 -05:00
self.comb += arp_table.request.ip_address.eq(sink.ip_address)
2015-01-30 07:23:06 -05:00
fsm.act("SEND_MAC_ADDRESS_REQUEST",
arp_table.request.stb.eq(1),
If(arp_table.request.stb & arp_table.request.ack,
NextState("WAIT_MAC_ADDRESS_RESPONSE")
)
)
fsm.act("WAIT_MAC_ADDRESS_RESPONSE",
If(arp_table.response.stb,
arp_table.response.ack.eq(1),
If(arp_table.response.failed,
self.target_unreachable.eq(1),
NextState("DROP"),
).Else(
NextState("SEND")
)
2015-01-30 07:23:06 -05:00
)
)
2015-02-09 03:26:56 -05:00
self.sync += \
If(arp_table.response.stb,
target_mac.eq(arp_table.response.mac_address)
)
2015-01-30 07:23:06 -05:00
fsm.act("SEND",
2015-02-09 03:26:56 -05:00
Record.connect(packetizer.source, source),
source.ethernet_type.eq(ethernet_type_ip),
source.target_mac.eq(target_mac),
source.sender_mac.eq(mac_address),
If(source.stb & source.eop & source.ack,
NextState("IDLE")
)
)
fsm.act("DROP",
packetizer.source.ack.eq(1),
If(packetizer.source.stb & packetizer.source.eop & packetizer.source.ack,
2015-01-30 12:32:55 -05:00
NextState("IDLE")
2015-01-30 07:23:06 -05:00
)
)
class LiteEthIPRX(Module):
2015-01-30 12:32:55 -05:00
def __init__(self, mac_address, ip_address):
2015-02-09 03:26:56 -05:00
self.sink = sink = Sink(eth_mac_description(8))
self.source = source = Source(eth_ipv4_user_description(8))
2015-01-30 07:23:06 -05:00
###
2015-02-09 03:26:56 -05:00
self.submodules.depacketizer = depacketizer = LiteEthIPV4Depacketizer()
self.comb += Record.connect(sink, depacketizer.sink)
2015-01-30 07:23:06 -05:00
2015-02-09 03:26:56 -05:00
self.submodules.checksum = checksum = LiteEthIPV4Checksum(skip_checksum=False)
self.comb += [
checksum.header.eq(depacketizer.header),
checksum.reset.eq(depacketizer.source.stb & depacketizer.source.eop),
checksum.ce.eq(depacketizer.source.stb & depacketizer.source.sop)
]
2015-02-05 05:58:40 -05:00
self.submodules.fsm = fsm = FSM(reset_state="IDLE")
2015-01-30 07:23:06 -05:00
fsm.act("IDLE",
2015-02-09 03:26:56 -05:00
depacketizer.source.ack.eq(1),
If(depacketizer.source.stb & depacketizer.source.sop,
depacketizer.source.ack.eq(0),
2015-01-30 07:23:06 -05:00
NextState("CHECK")
)
)
valid = Signal()
self.sync += valid.eq(
2015-02-09 03:26:56 -05:00
depacketizer.source.stb &
(depacketizer.source.target_ip == ip_address) &
(depacketizer.source.version == 0x4) &
(depacketizer.source.ihl == 0x5) &
(checksum.value == 0)
)
2015-01-30 07:23:06 -05:00
fsm.act("CHECK",
If(checksum.done,
If(valid,
NextState("PRESENT")
).Else(
NextState("DROP")
)
2015-01-30 07:23:06 -05:00
)
)
self.comb += [
2015-02-09 03:26:56 -05:00
source.sop.eq(depacketizer.source.sop),
source.eop.eq(depacketizer.source.eop),
source.length.eq(depacketizer.source.total_length - (0x5*4)),
source.protocol.eq(depacketizer.source.protocol),
source.ip_address.eq(depacketizer.source.sender_ip),
source.data.eq(depacketizer.source.data),
source.error.eq(depacketizer.source.error)
]
fsm.act("PRESENT",
2015-02-09 03:26:56 -05:00
source.stb.eq(depacketizer.source.stb),
depacketizer.source.ack.eq(source.ack),
2015-01-30 07:23:06 -05:00
If(source.stb & source.eop & source.ack,
NextState("IDLE")
)
)
fsm.act("DROP",
2015-02-09 03:26:56 -05:00
depacketizer.source.ack.eq(1),
If(depacketizer.source.stb & depacketizer.source.eop & depacketizer.source.ack,
2015-01-30 07:23:06 -05:00
NextState("IDLE")
)
)
class LiteEthIP(Module):
2015-01-30 12:32:55 -05:00
def __init__(self, mac, mac_address, ip_address, arp_table):
2015-02-09 03:26:56 -05:00
self.submodules.tx = tx = LiteEthIPTX(mac_address, ip_address, arp_table)
self.submodules.rx = rx = LiteEthIPRX(mac_address, ip_address)
2015-01-30 10:27:56 -05:00
mac_port = mac.crossbar.get_port(ethernet_type_ip)
self.comb += [
2015-02-09 03:26:56 -05:00
Record.connect(tx.source, mac_port.sink),
Record.connect(mac_port.source, rx.sink)
2015-01-30 10:27:56 -05:00
]
2015-02-09 03:26:56 -05:00
self.submodules.crossbar = crossbar = LiteEthIPV4Crossbar()
2015-02-05 18:54:05 -05:00
self.comb += [
2015-02-09 03:26:56 -05:00
Record.connect(crossbar.master.source, tx.sink),
Record.connect(rx.source, crossbar.master.sink)
2015-02-05 18:54:05 -05:00
]