litex/misoclib/mem/litesata/doc/source/docs/simulation/index.rst

25 lines
521 B
ReStructuredText
Raw Normal View History

.. _simulation-index:
2015-05-26 02:13:13 -04:00
==========
Simulation
2015-05-26 02:13:13 -04:00
==========
2015-01-19 17:28:14 -05:00
2015-01-22 11:44:04 -05:00
.. note::
Please contribute to this document, or support us financially to write it.
Simulations are available in ./test:
2015-05-26 02:13:13 -04:00
- :code:`crc_tb`
- :code:`scrambler_tb`
- :code:`phy_datapath_tb`
- :code:`link_tb`
- :code:`command_tb`
- :code:`bist_tb`
- :code:`striping_tb`
- :code:`mirroring_tb`
2015-01-19 17:28:14 -05:00
2015-05-05 20:02:22 -04:00
Models for all the layers of SATA and a simplified HDD model are provided.
To run a simulation, go to ./test and run:
2015-05-26 02:13:13 -04:00
- :code:`make <simulation_name>`