2015-05-01 14:20:20 -04:00
|
|
|
from migen.fhdl.std import *
|
|
|
|
|
|
|
|
from misoclib.com.liteusb.common import *
|
2015-05-02 08:26:19 -04:00
|
|
|
from misoclib.tools.litescope.frontend.wishbone import LiteScopeWishboneBridge
|
2015-05-01 14:20:20 -04:00
|
|
|
|
|
|
|
class LiteUSBWishboneBridge(LiteScopeWishboneBridge):
|
|
|
|
def __init__(self, port, clk_freq):
|
|
|
|
LiteScopeWishboneBridge.__init__(self, port, clk_freq)
|
2015-05-02 10:15:58 -04:00
|
|
|
self.comb += port.sink.dst.eq(port.tag)
|