Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

cores/cpu/vexriscv_smp: Remove FIXME/CHECKME now that working and remove UART_POLLING flag.

This commit is contained in:
Florent Kermarrec 2024-05-14 14:43:57 +02:00
parent 786c929f08
commit c79e1ef95f
2 changed files with 1 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
litex/soc/cores/cpu/vexriscv_smp/core.py
View File

@ -169,7 +169,6 @@ class VexRiscvSMP(CPU):
def gcc_flags(self): def gcc_flags(self):
flags = f" -march={VexRiscvSMP.get_arch()} -mabi={VexRiscvSMP.get_abi()}" flags = f" -march={VexRiscvSMP.get_arch()} -mabi={VexRiscvSMP.get_abi()}"
flags += f" -D__vexriscv_smp__" flags += f" -D__vexriscv_smp__"
#flags += f" -DUART_POLLING"
return flags return flags
# Reserved Interrupts. # Reserved Interrupts.

2
litex/soc/cores/cpu/vexriscv_smp/irq.h
View File

@ -18,7 +18,7 @@ extern "C" {
#define PLIC_THRSHLD 0xf0e00000L // Per-pin priority must be >= this to trigger #define PLIC_THRSHLD 0xf0e00000L // Per-pin priority must be >= this to trigger
#define PLIC_CLAIM 0xf0e00004L // Claim & completion register address #define PLIC_CLAIM 0xf0e00004L // Claim & completion register address
#define PLIC_EXT_IRQ_BASE 0 // CHECKME/FIXME. #define PLIC_EXT_IRQ_BASE 0
static inline unsigned int irq_getie(void) static inline unsigned int irq_getie(void)
{ {