3e083958b0
software/liblitedram: move calibration to sdrcal function.
2020-09-03 14:55:37 +02:00
31afe55821
tools/litex_sim: avoid build/run duplication.
2020-09-03 09:21:37 +02:00
e8f21cd958
build/sim/verilator: cleanup SimVerilatorToolchain, return to initial path after build/run.
2020-09-03 09:21:14 +02:00
d86d20671e
bios/sdcard: use (512 byte) blocks as the smallest addressable data unit
...
In liblitesdcard/sdcard.c, replace s/sector/block/ as the 512 byte sized
unit of data transfer to/from the sdcard.
In bios/cmds/cmd_litesdcard.c, do NOT multiply block numbers by 512,
allowing any "block" (a.k.a. "sector") on the sdcard to be addressed for
testing.
Before this patch, user-input "block numbers" were multiplied by 512 and
passed into sdcard_[read|write]() as "sector numbers", with the sdcard
logic internally treating these as 512-byte sized addressable units on
the card. This resulted in only every 512'th 512-byte sized "sector" being
accessible from the bios command line.
Signed-off-by: Gabriel Somlo <gsomlo@gmail.com>
2020-09-02 12:07:38 -04:00
222e3f4003
tools/remote/comm_uart: fix offset on write bursts.
2020-09-02 17:23:56 +02:00
6250d4fa41
integration/builder: fix bios_option typo.
2020-09-01 15:39:43 +02:00
267f3e30df
integration/soc/add_spi_flash: update to use new API.
2020-09-01 12:27:43 +02:00
ee6dd5cd20
Merge pull request #644 from Xiretza/sdram-csr-map
...
integration/soc: use csr.add() instead of add_csr()
2020-09-01 12:08:33 +02:00
2538b2c300
soc/cores/clock: add with_reset parameter to create_clkout on iCE40PLL/ECP5PLL (similar to others PLLs).
...
Avoid instantiating the AsyncResetSynchronizer manually.
2020-09-01 11:50:08 +02:00
f07efcb97f
integration/builder: change bios_options to list and add assert for supported options.
2020-09-01 11:48:52 +02:00
05e8ecf2e2
integration/soc: use csr.add() instead of add_csr()
...
add_csr() is defined by SoCCore, so won't work for any instances of
LiteXSoC that aren't also SoCCores. Also, use use_loc_if_exists=True
so SoCCore.csr_map can be used without double allocation errors.
2020-08-31 19:09:49 +02:00
043cfc5df7
soc/interconnect/axi/AXIStreamInterface: manage user as param.
2020-08-31 09:59:05 +02:00
cb8a30944f
Merge pull request #643 from gregdavill/crt0_data_fix
...
crt0: fix .data section initialise on [Serv,Minerva]
2020-08-30 19:14:17 +02:00
632cfcc257
soc/cores/cpu/serv: fix crt0 .data initialize
2020-08-30 10:52:16 +09:30
dcd99cc999
soc/cores/cpu/minerva: fix crt0 .data initialize
2020-08-30 10:52:04 +09:30
bda54b1177
software/liblitedram: reset ddrphy before initialization if rst CSR present (added on 7-series).
2020-08-28 17:59:24 +02:00
b44ca6d61a
soc/core/uart: add fixed burst support to UARTBone.
...
Allows speeding-up consecutives accesses on the same address. This is currently
used by LiteDRAM bench to speed-up the logging of the BIOS over the crossover UART,
but could be useful for other purposes.
2020-08-28 03:49:50 +02:00
1fb48d308e
soc/cores/uart: add clock domain support to UARTBone.
...
In some cases, we want to run UARTBone in a specific clock domain. For example
in LiteDRAM bench, UARTBone is controlling the SoC and the main PLL generating
the sys_clk is reconfigured dynamically, so we want to run UARTBone in a specific
(and fixed) clock domain.
2020-08-28 03:49:45 +02:00
566fbd60c3
cores/uart: minor cleanups on RS232PHYRX/TX.
2020-08-28 03:49:38 +02:00
587e09e3d6
software/liblitesdcard: increase sdcard_wait_cmd_done/sdcard_wait_data_done busy_wait.
...
Required after the command refactoring, will need to be adjusted.
2020-08-27 12:52:11 +02:00
4025257d8d
software/liblitesdcard/sdcard: cleanup, update copyrights.
...
- improve indent.
- remove do/while in block functions (block's length/count only need to be configured once).
- update copyrights.
2020-08-27 12:36:35 +02:00
334635a97f
software/liblitesdcard: remove wait for DMA Reader to complete, fix ifdef on SDCARD_CMD23_SUPPORT.
...
The FIFO after the DMA has been reduced and is no longer able to store an entire block, so the DMA will not complete
if write is not released.
2020-08-26 12:47:50 +02:00
4ac0ed49e1
software/liblitesdcard/bios: add sdfreq command to configure SDCard clock frequency.
2020-08-26 12:43:09 +02:00
3897acb9e4
lattice/nx: update copyrights.
2020-08-24 22:32:49 +02:00
4364043b08
integration/soc: expose integrated_rom_mode to allow ROM to be writable (useful for BIOS/ROM development where content is reloaded over UARTBone/Etherbone).
2020-08-24 18:19:03 +02:00
885c339d97
soc/cores: add initial NX-LRAM support.
2020-08-24 16:24:34 +02:00
cf13833e3c
cores/clock: add initial NX-OSCA support.
2020-08-24 16:23:27 +02:00
e441bd60fa
build/lattice: add initial Radiant support for NX FPGA family (Crosslink-NX/Certus-NX).
2020-08-24 16:23:22 +02:00
8a44464a45
Merge pull request #640 from antmicro/mor1kx_dt
...
litex_json2dts: Add support for mor1kx
2020-08-24 14:26:11 +02:00
4f1c32abdc
targets/de0nano: set sys2x_ps to 180° for sdram_rate=1:2.
2020-08-24 09:30:38 +02:00
d16051ff90
boards/ulx3s: keep up to date with litex-boards.
2020-08-24 09:08:30 +02:00
d826c60658
soc/cores/clock/ECP5PLL: specificy CLKOS3_F/CPHASE and -1 on cphase to match Clarity Designer values.
2020-08-24 09:04:33 +02:00
9e37b16ec0
soc/interconnect/axi/AXILite2CSR: add register parameter for genericity.
...
Not yet used, but simplify SoC integration.
2020-08-24 09:03:04 +02:00
4dab1eb0c8
litex_json2dts: Add support for mor1kx
2020-08-24 08:02:16 +02:00
42d8fc226a
Merge branch 'master' of https://github.com/enjoy-digital/litex
2020-08-23 15:42:39 +02:00
77ae243310
test: add SPDX License identifier to header and specify file is part of LiteX.
2020-08-23 15:40:21 +02:00
b8371ef480
tools: add SPDX License identifier to header and specify file is part of LiteX.
2020-08-23 15:37:16 +02:00
93d906f9d1
soc: add SPDX License identifier and specify file is part of LiteX.
2020-08-23 15:33:01 +02:00
e52ffd2da0
gen: add specify SPDX License identifier and specify file is part of Migen and has been modified/adapted for LiteX.
2020-08-23 15:19:46 +02:00
70610b2332
build: add SPDX License identifier and specify file is part of LiteX.
2020-08-23 15:14:45 +02:00
6ee882d1ec
platforms/targets: add SPDX License identifier to header and specify file is part of LiteX.
2020-08-23 15:08:15 +02:00
ee0e240242
Merge pull request #631 from gsomlo/gls-abc9-fixup
...
build/lattice/trellis: make "-abc9" an optional argument
2020-08-22 20:06:57 +02:00
9950e75654
build/io: fix InferedSDRIO (thanks @mtdudek).
2020-08-22 19:49:34 +02:00
bae871a884
Merge pull request #632 from gsomlo/gls-sdcard-refactor
...
refactor sdcard (bios) software
2020-08-22 19:44:59 +02:00
3206dba911
Merge pull request #636 from Xiretza/minerva-cli-filetype
...
Fix call to generation of minerva output file
2020-08-22 19:41:07 +02:00
8bc5dd7c8c
Merge pull request #635 from Xiretza/collections-abc-deprecation
...
Fix DeprecationWarning for collections.abc
2020-08-22 19:40:44 +02:00
7984436248
Merge pull request #634 from betrusted-io/spi_opi_timing_only
...
add a pipe register to relax an async_default timing path
2020-08-22 19:39:51 +02:00
e3bb3a9488
Fix call to generation of minerva output file
...
With nmigen/nmigen#a7b8ced, cli.py no longer defaults to generating
verilog code, so -t/--type has to be specified explicitly.
$ pytest test/test_targets.py -k test_variants_minerva
[...]
cli.py: error: specify file type explicitly with -t
2020-08-22 14:54:40 +02:00
fcc7058bfc
Fix DeprecationWarning for collections.abc
...
DeprecationWarning: Using or importing the ABCs from 'collections' instead of from 'collections.abc' is deprecated since Python 3.3, and in 3.9 it will stop working
2020-08-22 13:39:30 +02:00
d783e86ff6
add a pipe register to relax an async_default timing path
...
there is an async reset signal going to a FIFO
that can't be false_path'd because its timing is important
to making sure that the burst FIFO is reset to zero when
a miss happens in the burst cache. Unfortunately as designs
get full, the routability of this signal becomes difficult
and drives up the compile time and reduces quality of results.
There is enough time in the design to insert a single pipe stage
to alleviate the timing somewhat. This commit adds that register.
2020-08-20 04:14:10 +08:00
Florent Kermarrec
Gabriel Somlo
Xiretza
Greg Davill
Piense
Mateusz Holenko
bunnie