6a7604cbb0
Merge pull request #24 from mithro/vivado-mor1k-fix
...
vivado: Fix segfault with or1k.
2017-05-04 15:09:00 +02:00
5f9ff09c08
vivado: Fix segfault with or1k.
...
The or1k doesn't have any verilog include paths added. This means the
code use to generate;
```tcl
synth_design -top top -part xc7a50t-csg325-2 -include_dirs {}
```
which causes Vivado to segfault with the following error;
```
Command: synth_design -top top -part xc7a50t-csg325-2 -include_dirs {}
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a50t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a50t'
Abnormal program termination (11)
Please check 'build/netv2_base_or1k/gateware/hs_err_pid76959.log' for details
Traceback (most recent call last):
File "./make.py", line 82, in <module>
```
2017-04-29 16:44:18 +10:00
bedd428d9d
soc/integration/builder: remove error when compile_software=False and integrated ROM: when using compile_software=False user knows what he's doing.
2017-04-26 13:49:16 +02:00
bb582619eb
gen/genlib/cdc: cleanup lcm computation, fix timeout on BusSynchronizer
2017-04-25 15:13:47 +02:00
e0ce485a17
test/test_gearbox: continue, but we are hitting a simulator bug (related to clock domains declared in modules)
2017-04-25 10:57:34 +02:00
0daeff8689
gen/sim/core: do not use reset_less clock_domains for the one that are created (logic may need to access reset signal)
2017-04-25 10:56:19 +02:00
456cce3ec6
gen/genlib/cdc: import gcd from math and not fractions (deprecated)
2017-04-25 10:55:13 +02:00
3ca0cb0cea
test: add test_gearbox skeleton
2017-04-24 21:41:46 +02:00
b4ebfb4031
test/test_targets: check top.v generation
2017-04-24 19:25:58 +02:00
4c7d460475
litex/gen/util/misc: import gcd from math and not fractions (deprecated)
2017-04-24 19:25:24 +02:00
35e3d93d9b
test: add basic test_targets.py
2017-04-24 19:13:17 +02:00
c0800d25a6
soc/integration/builder.py: don't take care of ROM when compile_software is forced to False
2017-04-24 19:12:30 +02:00
dc66dfcb55
test: add test_bitslip (initially in litedram)
2017-04-24 18:50:06 +02:00
96898f1b39
add test directory with test_code_8b10b.py (from misoc)
2017-04-24 18:46:55 +02:00
b34f74397a
soc/cores: add code_8b10b from misoc
2017-04-19 11:05:21 +02:00
9cfc594280
soc/cores: move flash cores to cores directory
2017-04-19 10:58:15 +02:00
e1319924aa
soc: move uart to a single file
2017-04-19 10:37:59 +02:00
1acca39397
soc/cores: add new spi master, remove obsolete one
2017-04-19 10:22:35 +02:00
f73eb5fe71
gen/genlib/misc: add BitSlip
2017-04-19 09:55:19 +02:00
b708b9cfba
gen/genlib/cdc: add gearbox
2017-04-19 09:54:51 +02:00
e27bc936ef
boards/platforms: add vadj, change user_sw, user_btn IOStandard to LVCMOS25
2017-04-03 17:36:45 +02:00
5efd6a8412
soc/interconnect/stream_packet.py: make error payload optional on Packetizer
2017-03-28 12:21:54 +02:00
d173d946b7
boards/platforms/papilio_pro: fix imports
2017-03-27 10:40:29 +02:00
b6bc040142
boards/platforms/arty: add spi pins
2017-03-20 16:11:00 +01:00
ab075f3d80
Merge pull request #22 from mithro/master
...
soc_core: Add CPU_RESET_ADDR as a constant.
2017-03-12 13:53:27 +01:00
4ee7019852
soc_core: Add CPU_RESET_ADDR as a constant.
...
So we can do a "soft reset" by jumping to this address.
2017-03-12 22:49:36 +11:00
c69012d713
boards/platforms/kcu105: add user_sma_gpio
2017-03-08 16:52:31 +01:00
3f8327bbea
Merge pull request #21 from mithro/master
...
Allow using gcc for or1k.
2017-03-05 11:13:05 +01:00
36bb0f4f3a
Allow using gcc for or1k.
...
* Using CLANG can set by using CLANG=1 or CLANG=0 in the environment.
* or1k continues to default to CLANG if environment is not net.
2017-03-05 19:01:03 +11:00
382b3fb4ca
Merge pull request #20 from cr1901/platforms
...
Add Mercury development board (port from MiSoC)
2017-02-21 14:02:19 +01:00
4dea714ec7
Add Mercury development board (port from MiSoC)
2017-02-21 05:06:51 -05:00
187d9577ab
boards/platforms: fix IOStandard on sfp_tx_disable_n pins
2017-02-20 18:34:49 +01:00
1cda83f11b
build/xilinx/programmer: add target parameter to load_bitstream to select jtag programmer
2017-02-20 17:37:03 +01:00
d8c7702be8
boards/platforms/kcu105: add sma/sfp ios
2017-02-20 15:55:41 +01:00
9774cbd20e
boards/platforms/kc705: add sma/sfp/xadc ios
2017-02-20 12:22:23 +01:00
60f7e9c14f
build/lattice/diamond: add jedec file generation
2017-02-18 17:33:50 +01:00
384f4f428e
build/xilinx/vivado: set_property library only supported for vhdl
2017-02-17 11:42:55 +01:00
ac70083453
boards/plaforms: add FMC LPC connector to nexys_video
2017-02-16 19:16:07 +01:00
afd0a0c7f3
boards/targets: add dram to arty and nexys_video
2017-02-16 18:52:27 +01:00
5fde6d6d3d
build/lattice/diamond: remove use of tools.mkdir_noerror
2017-02-16 11:48:22 +01:00
3711ae0615
boards/targets: remove build and load parameters on arty and nexys_video (consistency with others targets)
2017-02-10 12:32:33 +01:00
c98a90520e
boards/kc705: store bios in flash as it's done for others litex targets (we could use flash in custom designs)
2017-02-10 09:30:10 +01:00
a3ef0fd53d
boards/platforms/kcu105: add ddr4 dram pinout
2017-02-09 15:26:22 +01:00
892f019871
boards/platforms/nexys_video: fix IOStandards on hdmi_in
2017-02-06 18:18:36 +01:00
be4fbdcaeb
boards/platforms/kcu105: add DP4 to DP7 to HPC connector
2017-02-02 18:44:12 +01:00
4177023a20
build/xilinx/programmer: remove open_hw_target parameters on VivadoProgrammer (now works for ultrascale)
2017-02-01 14:33:26 +01:00
790020de9f
soc/cores/flash/spi_flash: remove bitbanging comment (no longer supported)
2017-02-01 12:21:56 +01:00
7b6f06cc07
boards/platforms/kcu105: fix GBTCLK0_M2C/GBTCLK1_M2C pins
2017-02-01 11:58:41 +01:00
0b86295c6d
boards/platforms/kcu105: add user_sma_clock_p/n
2017-02-01 10:36:57 +01:00
df464aeaf3
boards/platforms/kcu105: add user_btns, user_dip_btns, clk300, i2c, spi_flash, rotary hdmi, pcie
2017-01-31 09:57:36 +01:00
enjoy-digital
Tim 'mithro' Ansell
William D. Jones