Hardware/litex
1
0
Fork 0
mirror of https://github.com/enjoy-digital/litex.git synced 2025-01-04 09:52:26 -05:00
Code Issues Projects Releases Packages Wiki Activity
1569 commits 42 branches 14 tags 31 MiB
Commit graph

3 commits

Author SHA1 Message Date
Florent Kermarrec
3ebe877fd2 use similar names for wishbone bridges and move wishbone drivers to [core]/software 2015-05-02 16:22:30 +02:00
Florent Kermarrec
cd3a51ada6 litescope: fix missing source ack on LiteScopeWishboneBridge 2015-05-01 20:44:57 +02:00
Florent Kermarrec
1281a463d6 litescope/bridge: create a generic wishbone bridge that can be used with different phys (the phy needs to provide a sink/source with 8bits data). 
- we can now pass a phy to LiteScopeWishboneBridge
- LiteScopeUART2Wishbone is only a specific LiteScopeWishboneBridge
- UART mux is removed since complicated and no longer useful (we can now create easily virtual UART over Ethernet, USB or PCIe) or simply add another UART for debug.
 2015-05-01 17:51:18 +02:00
Renamed from misoclib/tools/litescope/bridge/uart2wb.py (Browse further)